intel

Game Developers Conference

Up Your Game! Know Your Intel GPU Architecture

Pamela Harrison Software Technical Consulting Engineer, Intel® GPA

Stanislav Volkov Software Architect, Intel® GPA




Agenda for Today

- Intel® Graphics Performance Analyzers (Intel® GPA) Overview
- What's New
- Execution Unit (EU)
- Intel® GPA Profiling
- Summary
- Resources

What is Intel® GPA?

Tool suite for analyzing games and other real-time graphics applications.

Locate graphics bottlenecks





Graphics Frame Analyzer

Intel® GPA Framework



Multi-GPU support

What's New

Graphics Trace Analyzer

- Sync highlighting and arrows: Signal, Render, Present packages
- Activity indicators (percent/time)

Graphics Frame Analyzer

- Multi-frame support (stream mode)
- Render Target Dependency View for Direct3D 11









EU Architecture



Architecture Overview




Latency vs. Stall




Metrics




Execution Unit (EU) Overview








- 7 Thread Slots
- 128 registers x 32B = 4KB per Slot
- Each slot can run a different shader
- More threadsmore latencyhiding




Execution Unit (EU) Overview



- ALU0 (FPU0):
 - float16, int8, int16@SIMD16
 - float32, int32@SIMD8
- ALU1 (FPU1/EM):
 - Transcendental Math operations
 - float32 @ SIMD2

Execution Unit (EU) Overview




Processes send instructions:

- Read, write and service operations
- Cause high execution latency

Latency vs. Stall




Latency vs. Stall






Latency vs. Stall





Latency vs Stall



EU Performance Observability

General Register File (GRF) **ALUO** Slot 0 Slot 1 Slot 2 Slot 3 Slot 4 **ALU1** Slot 5 Slot 6 Branch **Thread Control** SEND

In Graphics Frame Analyzer

Metrics are averaged across all EUs over the time measured:

- EU Thread Occupancy, % percent of thread slots in use
- 2 EU Active, % ALU0 or ALU1 executing an instruction
- BU Stall, % at least one thread loaded, but no instruction executed



Intel® GPA Profiling



Hotspot Analysis




Thread Dispatch Problem



Shader Profiler

Automatic Hotspot Analysis



Hotspot Example: L3 Cache

| 3D Pipeline | | rent ction | | Full rame | | | | |
|-----------------|-----------------|---------------|----------|--------------|--|--|--|--|
| | LLC/EDRA | M/DRA | М | | | | | |
| | Pixel Ba | ack-End | | | | | | |
| | Shader E | xecution | ı | | | | | |
| Thread Disp | Thread Dispatch | | | | | | | |
| Setup Back | Setup Back-End | | | Sampler | | | | |
| Early Depth / | Stencil | | | | | | | |
| Rasterizat | ion | | | | | | | |
| Geometry Transf | ormation | | | | | | | |
| Name (Units) | Name (Units) | | urrent (| Original) | | | | |
| EU Array | | | | | | | | |
| EU Active | | % | 79.4 | 79.4 | | | | |
| EU Stall | EU Stall | | 17.4 | 17.4 | | | | |
| EU Thread Occ | upancy | % | 90.5 | 90.5 | | | | |

| EU Active | % | 79.4 | 79.4 |
|---------------------|---|------|------|
| EU Stall | % | 17.4 | 17.4 |
| EU Thread Occupancy | % | 90.5 | 90.5 |



Hotspot Example: L3 Cache

| 3D Pipeline | Cur Selec | rent ction | | Full Frame | | | | |
|----------------|----------------|---------------|--------|---------------|--|--|--|--|
| | | | | | | | | |
| | LLC/EDRA | M/DRA | М | | | | | |
| | Pixel Ba | ick-End | | | | | | |
| | Shader E | xecutio | n | | | | | |
| Thread [| Dispatch | L3 | | | | | | |
| Setup B | Setup Back-End | | | Sampler | | | | |
| Early Dept | h / Stencil | | | | | | | |
| Rasteri | ization | | | | | | | |
| Geometry Tra | ansformation | | | | | | | |
| Name (Units | ;) | C | urrent | (Original) | | | | |
| EU Array | | | | | | | | |
| EU Active | | % | 79.4 | 79.4 | | | | |
| EU Stall | EU Stall | | 17.4 | 17.4 | | | | |
| EU Thread (| Occupancy | % | 90.5 | 90.5 | | | | |

| ← → © 🔥 | 福 | Dura | ation 🔻 | SH: 17 | | | | | | | | | | Pixel | * | fx |
|---------|------------|------|-----------------------|-----------------|------|-----|---|------|---------------|------|------------|-------------|------------------|---------|---|-----|
| HLSL | / | 5 | Type filter expressio | n Q | F | # | r↓ı | ம் | ISA simd | 16 🕶 | Type | filter expr | ession | | Q | ıΔι |
| | 00 | | at4 CalcUnshado | • | | | $\perp =$ | | 0.1% | | | (W) | mad (1 | c Luo) | ` | |
| | 100 | | dit Calconsnauoi | WedAmountPCF2X2 | (Inc | 11 | gutti | ue | 0.1% | | | (W) | mad (1 | | | |
| | 101 | | // Compute pixe | el position in | ligh | t s | nace. | | 0.1% | | | (W) | mul (1 | | | |
| | 102 | | float4 vLightS | • | | | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | 0.02% | | | (W&f1.1 | | | | |
| 7.6% | 103 | | vLightSpacePos | | | | ligh | ts | 0.1% | | 162 | | mul (1 | | | |
| 1.7% | 104 | | vLightSpacePos | = mul(vLightSp | aceP | os, | ligh | ts | 0.1% | | 163 | (W) | mad (1 | 6 M0) | | |
| | 105 | | | | | | | | 0.02% | | 164 | (W) | add (1 | M0) | | |
| 1.1% | 106 | | vLightSpacePos | .xyz /= vLightS | pace | Pos | .W; | | 0.1% | | 165 | (W) | mad (1 | 6 M0) | | |
| | 107 | | | | | | | | 0.1% | | | (W) | mov (1 | | | |
| | 108 | | // Translate f | _ | | | | | 0.02% | | | (W) | add (1 | | | |
| 0.2% | 109 | | float2 vShadow | | | | | | 0.02% | | | (W) | mov (1 | | | |
| 0.1% | 110 | | vShadowTexCoor | d.y = 1.0f - vS | hado | wTe | xCoor | d. | 2.4% | | 169 | /1.1\ | | (16 M0) | | |
| | 111 | | | | | | | | 0.1% | | | (W) | mad (1 | | | |
| | 112 | | // Depth bias t | | | | | | 0.02% | | | (W) | add (1 | : ' | | |
| | 113 114 | | float vLightSpa | acebepth = VLig | ntsp | ace | POS.Z | 1 | 0.02% 2.4% | | 172 173 | (W) | mov (1 | (16 M0) | | |
| | 115 | | // Find sub-pi | vel weights | | | | | 0.02% | | | (W&f0.1 | | | | |
| | 116 | | float2 vShadowl | _ | 2(12 | 80 | 0f. 7 | 20 1 | 0.02% | | | (Waro.1 | mov (1 | | | |
| | 117 | | float4 vSubPixe | | | | | | 0.1% | | | (W) | mad (1 | | | |
| 0.4% | 118 | | vSubPixelCoord: | | | | • | | 0.02% | | 177 | | add (1 | | | |
| 0.3% | 119 | | vSubPixelCoord: | • | | | | | 0.02% | | | (W&f0.0 | | | | |
| 0.8% | 120 | | float4 vBiline | arWeights = vSu | bPix | elC | oords | . z | 2.4% | | 179 | | | (16 M0) | | |
| | 121 | | | | | | | ľ | 0.1% | | 180 | (W) | mov (1 | 6 M0) | | |
| | 122 | | // 2x2 percenta | | | | | | 0.02% | | | (W) | add (1 | | | |
| | 123 | | float2 vTexelU | | Shad | owM | apDim | s: | 0.1% | | 182 | | mul (1 | | | |
| E 001 | 124 | | float4 vShadowl | | _ | , | | | 2.4% | | 183 | | | (16 M0) | | |
| 5.8% | 125 | | vShadowDepths.: | | | | • | | 0.1% | | 184 | (11) | mad (1 | | | |
| 5.6% | 126 | | vShadowDepths. | • | | | | | 0.02% | | | (W) | mov (1 | | | |
| 5.7% | 127 128 | | vShadowDepths.: | | | | | | 0.1% | | 186 | an | mad (1 | | | |
| 5.6% | 128 | | vShadowDepths. | w = snadowmap.s | ampı | e(s | атрте | CI | 0.02% | | 188 | (W) | mov (1 mad (1 | | | |
| | 130 | | // What weight | ed fraction of | the | 4 - | amnle | < | 0.02% | | | (W) | mov (1 | | | |
| 0.9% | 131 | | float4 vShadow | | | | | | 0.02% | | 190 | (11) | mad (1 | | | |
| 0.6% | 132 | | return dot(vBi | | | | | | 0.1% | | 191 | | mad (1 | | | |
| | 133 | | | | | | | /) | 0.1% | | 192 | | frc (1 | : . | | |
| | 124 | , | | | | | | | 0 19/ | | 102 | | (1 | cluox | | |

Hotspot Example: Shader Execution


| 3D Pipeline | Cun Selec | rent ction | Full Frame | | | |
|-----------------|-----------------|---------------|---------------|------------|--|--|
| | LLC/EDRA | M/DRA | M | | | |
| | EEC/EDIO | IVI) DIV | IVI | | | |
| | Pixel Ba | ick-End | | | | |
| | Shader E | xecutio | n | | | |
| Thread Disp | Thread Dispatch | | | | | |
| Setup Back | Setup Back-End | | Sampler | | | |
| Early Depth / | Stencil | | | | | |
| Rasterizati | ion | | | | | |
| Geometry Transf | ormation | | | | | |
| Name (Units) | | c | urrent | (Original) | | |
| EU Array | | | | | | |
| EU Active | | % | 95.9 | 95.9 | | |
| EU Stall | | % | 3.03 | 3.03 | | |
| EU Thread Occ | upancy | % | 95.8 | 95.8 | | |

| EU Active | % | 95.9 | 95.9 |
|---------------------|---|------|------|
| EU Stall | % | 3.03 | 3.03 |
| EU Thread Occupancy | % | 95.8 | 95.8 |



Hotspot Example: Shader Execution


| 3D Pipeline | Cur Selec | rent ction | | Full Frame | | | | |
|-----------------|----------------|---------------|---------|---------------|--|--|--|--|
| | LLC/EDRA | M/DRA | M | | | | | |
| | Pixel Ba | ack-End | | | | | | |
| | Shader E | xecutio | n | | | | | |
| Thread Disp | atch | | L3 | | | | | |
| Setup Back | Setup Back-End | | | Sampler | | | | |
| Early Depth / | Stencil | | | | | | | |
| Rasterizat | ion | | | | | | | |
| Geometry Transf | ormation | | | | | | | |
| Name (Units) | | c | Current | (Original) | | | | |
| EU Array | | | | | | | | |
| EU Active | | % | 95.9 | 95.9 | | | | |
| EU Stall | % | 3.03 | 3.03 | | | | | |
| EU Thread Occ | upancy | % | 95.8 | 95.8 | | | | |





| 3D Pipeline | | rent ction | Full Frame | | | | |
|-----------------|-----------------|---------------|---------------|------------|--|--|--|
| | M/DRA | М | | | | | |
| | Pixel Ba | ack-End | | | | | |
| | Shader E | xecutio | 1 | | | | |
| Thread Disp | Thread Dispatch | | | | | | |
| Setup Back- | Setup Back-End | | | Sampler | | | |
| Early Depth / | Stencil | | | | | | |
| Rasterizati | on | | | | | | |
| Geometry Transf | ormation | | | | | | |
| Name (Units) | | c | urrent | (Original) | | | |
| EU Array | | | | | | | |
| EU Active | | % | 66.3 | 66.3 | | | |
| EU Stall | | % | 20.4 | 20.4 | | | |
| EU Thread Occ | upancy | % | 66.2 | 66.2 | | | |


| EU Active | % | 66.3 | 66.3 |
|---------------------|---|------|------|
| EU Stall | % | 20.4 | 20.4 |
| EU Thread Occupancy | % | 66.2 | 66.2 |


























Up Your Game!





Legal Notices and Disclaimers

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

The products and services described may contain defects or errors known as errata which may cause deviations from published specifications. Current characterized errata are available on request.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com].

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks.

Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Performance varies by use, configuration and other factors. Learn more at www.lntel.com/PerformanceIndex.

Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available updates.

Your costs and results may vary.

Optimization Notice: Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.



#