MIC

Title: “Intel® Xeon Phi™ coprocessor Power Management Part 2b: Package C-States, The Details”

After gating the clocks of every one of the cores, what other techniques can you use to get even more power savings. Here’s a trivial and admittedly flippant example of what you could do: unplug the processor. You’d be using no power, though the disadvantages of pulling the power plug are pretty obvious. A better idea is to selectively shutdown the more global components of the processor in such a way that you can bring the processor back up to a fully functional state (i.e. C0) relatively quickly. Package C-States are just that, the progressive shutdown of additional circuitry to get even more savings. Since we have already shutdown the entire package’s circuitry associated with the cores, the remaining circuitry is necessarily common to all the cores, thus the name “package” C-states.

Choosing the right threading framework

This is the second article in a series of articles about High Performance Computing with the Intel Xeon Phi. The Intel Xeon Phi is the first commercial product of Intel to incorporate the Many Integrated Core architecture. In this article I will present various frameworks for unleashing the power of multiple threads on the Xeon Phi. We will also have a look at interesting properties and advantages / disadvantages of each framework.

  • Entwickler
  • Professoren
  • Studenten
  • Linux*
  • Server
  • C/C++
  • Experten
  • Fortgeschrittene
  • Intel® C++ Composer XE
  • Intel® Cilk™ Plus
  • Intel® Threading Building Blocks
  • MIC
  • Xeon
  • Phi
  • performance
  • threading
  • openMP
  • Pthreads
  • C++11
  • boost
  • tbb
  • CilkPlus
  • OpenMP*
  • Cluster-Computing
  • Parallel Computing
  • Threading
  • Sanity Check: Statistical Validity of Intel® VTune™ Amplifier XE Results.

    I recently came across a post on the Intel® Many Integrated Core Architecture (Intel MIC Architecture) forum wherein the developer was expecting a certain count for a hardware event but this count was always zero. There are several cases in which you can encounter this behavior. Let’s walk through each scenario and take a closer look at what could be happening during the hardware event collection. 

    O Intel® Xeon Phi™ é o coprocessador certo para mim?

    Artigo original escrito por Eric Gardner (Intel).

    Se você está lendo este artigo, provavelmente você quer saber mais sobre o coprocessador Intel® Xeon Phi™ e o que ele pode fazer pelas aplicações que você desenvolve. Este artigo apresenta um processo simples e rápido para analisar se continuar usando os processadores Intel® Xeon® é o melhor para sua aplicação ou se adicionar o coprocessador Intel® Xeon® Phi™ à sua plataforma aumentará o desempenho da aplicação.

  • Entwickler
  • Linux*
  • Server
  • C/C++
  • Fortran
  • Intel® Xeon Phi™ Coprocessor
  • MIC
  • Eric Gardner
  • Intel® Many Integrated Core Architektur
  • Parallel Computing
  • Intel® Xeon Phi™ coprocessor Power Management Part 1: P-States, Reducing power consumption without impacting performance

    Right up front, I am going to tell you that P-states are irrelevant, meaning they will not impact the performance of your HPC application. Nevertheless, they are important to your application in a more roundabout way. Since most of you belong to a group of untrusting and always questioning skeptics (i.e. engineers and scientists), I am going to go through the unnecessary exercise of justifying my claim.

    Measuring performance in HPC

    This is the first article in a series of articles about High Performance Computing with the Intel Xeon Phi. The Intel Xeon Phi is the first commercial product of Intel to incorporate the Many Integrated Core architecture. In this article I will present the basics of the Xeon Phi architecture, the programming models and what we can do to measure the performance in cycles for micro benchmarks.

  • Entwickler
  • Professoren
  • Studenten
  • Linux*
  • C/C++
  • Fortgeschrittene
  • Intel® C++-Compiler
  • Intel® C++ Compiler and Performance Library für QNX* Neutrino* RTOS
  • Intel® C++ Composer XE
  • Intel® Cilk™ Plus
  • Intel® Composer XE
  • Intel® Math Kernel Library
  • OpenMP*
  • MIC
  • Xeon
  • Phi
  • performance
  • timing
  • threading
  • offload
  • native
  • Debugging
  • Intel® Many Integrated Core Architektur
  • Optimierung
  • Parallel Computing
  • Threading
  • Vektorisierung
  • Intel(R) Composer XE 2013 Beta registration for Intel(R) Xeon Phi(tm) Coprocessor

    Intel(R) Composer XE 2013 Beta registration for Intel(R) Xeon Phi(tm) Coprocessor

    Please read this letter, as it is explains in detail what you can expect as a result of using this Beta product.   The instructions below will also direct you to a survey that will result in you obtaining a license for these products, which give you access to download the bits, and get support.

    Subject: Invitation to join the Intel(R) Composer XE 2013 SP1 (compilers and libraries) beta program.  

  • MIC
  • windows
  • Intel® Many Integrated Core Architektur
  • Seiten

    MIC abonnieren