Using Intel Cluster Checker to check that MPI applications will properly run over Infiniband
Using Intel Cluster Checker to check that MPI applications will properly run over InfiniBand. Type: Technical Article |
Intel Cluster Ready Intel Cluster Checker intel_mpi_rt_internode |
02/09/2012
|
Using Intel® Inspector XE 2011 to Find Data Races in Multithreaded Code
Intel Inspector XE 2011 automatically finds memory errors, deadlocks and other conditions that could lead to deadlocks, data races, thread . Some specific issues associated with debugging multithreaded applications will be discussed in this article. Type: Technical Article |
critical section OpenMP Debugger data races Intel Parallel Inspector threading |
02/03/2012
|
90 errors in open-source projects
There are actually 91 errors described in the article, but number 90 looks nicer in the title. The article is intended for C/C++ programmers, but developers working with other languages may also find it interesting. Type: Technical Article |
errors C++ open source bugs cpp PVS-Studio code review static code analyzer Security Community |
02/02/2012
|
Intel® Software Network Communities
Intel Software Network Communities Communities are sections of the Intel Software Network resourced with Community Managers to support and sustain an ongoing and more responsive 2 way communication aro ... Type: Landing & Links |
community ISN Manageability Intel Software Network Integrated Graphics atom visual computing meego |
01/28/2012
|
Intel® Software Development Products Technical Presentations
Intel Software Development Products Technical Presentations are live one hour webcasts on technical topics presented by Technical Consulting Engineers. |
Parellel Programming |
01/23/2012
|
Multi-threaded Rendering and Physics Simulation
by Rajshree Chabukswar, Adam T. Lake, and Mary R. Lee, Intel® Software Solutions Group
Introduction
Learn how to decouple rendering and physical simulation in a multi-threaded environment with a ... Type: Technical Article |
Multithreading physics visual computing |
01/12/2012
|
Introduction to OpenCL™
Open Compute Language (OpenCL™) provides a framework to write programs in C-like language that can run on heterogeneous cores such as CPUs, GPUs or specialized hardware. This white paper provides a br ... Type: Technical Article |
|
01/05/2012
|
OpenCL™ – Using Events
Introduction
This white paper is the fourth in a series of white papers on OpenCL describing how to set up and use events in multithreaded design. This white paper will go over various design choices ... Type: Technical Article |
|
12/21/2011
|
OpenCL™ - Programming for CPU Performance
This white paper is the third in a series of whitepapers on OpenCL™ describing how to best utilize underlying Intel hardware architecture using OpenCL. This white paper will go over programming conside ... Type: Technical Article |
|
12/21/2011
|
3D Finite Differences on Multi-core Processors
Download 3D Finite Differences on Multi-core Processors [PDF 448KB]
Abstract
This case study presents different optimization techniques for the implementation of multi dimensional finite difference s ... |
|
12/16/2011
|
Intel® Software Development Emulator Download
Software Development Emulator (released December 15, 2011)
DOWNLOAD WINDOWS* IA-32 and Intel64 (sde-hsw-external-4.46.0-2011-12-15-win-intel64-and-ia32.tar.bz, 7.3MB)
DOWNLOAD LINUX* IA-32 and ... Type: Download |
|
12/16/2011
|
Benefitting Power and Performance Sleep Loops
by Joe Olivas & Mike Chynoweth
Abstract
In order to take full advantage of today’s multicore processors, it has become commonplace for software developers to break their work into manageable siz ... |
|
12/15/2011
|
Software Managed Coherence for Single Chip Cloud Computer
The Single-chip Cloud Computer is a 48-core concept vehicle created by Intel Labs and used by hundreds of researchers worldwide for many-core software innovation. Software Managed ... |
|
12/02/2011
|
Intel® Performance Counter Monitor - A better way to measure CPU utilization
The Intel® Performance Counter Monitor provides sample C++ routines and utilities to estimate the internal resource utilization of the latest Intel® Xeon® and Core™ processors and gain a significant performance boost. Type: Technical Article,Download,News,Tutorials |
monitoring Intel Performance Counter Monitor simultaneous multithreading out-of-order execution Intel® Performance Counter Monitor Intel® Xeon® Core™ processors multi-level caches pipelining |
11/30/2011
|
Two-part Webinar and Two Videos Posted - All Covering Sandy Bridge Performance Tuning.
To View the 2-part Webinar you must register. Links to the two videos are below. Using Intel(R) VTune(TM) Amplifier XE to Tune Software on Intel(R) Microarchitecture Codename Sandy Bridge, Part 1: Meth ... Type: Tutorials |
Intel(R) VTune(TM) Amplifier XE |
11/11/2011
|
More Highlights
Items that were previously featured as Parallel Programming highlights |
|
11/11/2011
|
Avoiding AVX-SSE Transition Penalties
Avoiding AVX-SSE Transition Penalties (PDF 678 KB)
Transitioning between 256-bit Intel® AVX instructions and legacy Intel® SSE instructions within a program may cause performance penalties because the ... Type: Technical Article |
Intel AVX Sandy Bridge Intel® SSE |
11/10/2011
|
Download Intel® OpenCL SDK
Back to the Intel® OpenCL SDK page.
*End User License Agreement
Installation and Setup
Before installation, please read the Release Notes.
After downloading Intel® OpenCL SDK, follow the instr ... Type: Download |
openCL OpenCL SDK |
11/09/2011
|
Use Non-blocking Locks When Possible
Non-blocking system calls allow the competing thread to return on an unsuccessful attempt to the lock, and allow useful work to be done, thereby avoiding wasteful utilization of execution resources at the same time. Type: Technical Article |
critical section synchronization threading non-blocking lock context switch spin-wait |
11/04/2011
|
Choosing Appropriate Synchronization Primitives to Minimize Overhead
Currently, there are a number of synchronization mechanisms available, and it is left to the application developer to choose an appropriate one to minimize overall synchronization overhead. Type: Technical Article |
atomic operations synchronization threading Win32 threads system overhead mutual exclusion PPGuide |
11/04/2011
|
Use Synchronization Routines Provided by the Threading API Rather than Hand-Coded Synchronization
Application programmers sometimes write hand-coded synchronization routines rather than using constructs provided by a threading API in order to reduce synchronization overhead or provide different functionality than existing constructs offer. Type: Technical Article |
Hyper-Threading OpenMP synchronization threading Pthreads Win32 threads spin-wait PPGuide |
11/04/2011
|
Managing Lock Contention: Large and Small Critical Sections
This topic introduces the concept of critical section size, defined as the length of time a thread spends inside a critical section, and its effect on performance. Type: Technical Article |
|
11/04/2011
|
Using AVX Without Writing AVX Code
Using AVX Without Writing AVX Code (PDF 260KB)
Abstract
Intel® Advanced Vector Extensions (Intel® AVX) is a new 256-bit instruction set extension to Intel® Streaming SIMD Extensions (Intel® SSE) and ... Type: Technical Article |
|
11/04/2011
|
Exploiting Data Parallelism in Ordered Data Streams
This article identifies some of these challenges and illustrates strategies for addressing them while maintaining parallel performance. Type: Technical Article |
data parallelism I/O threading order dependence PPGuide |
11/04/2011
|
Using Tasks Instead of Threads
Tasks are a lightweight alternative to threads that provide faster startup and shutdown times, better load balancing, an efficient use of available resources, and a higher level of abstraction. Type: Technical Article |
|
11/04/2011
|
