<?xml version="1.0" encoding="UTF-8"?>
<!-- Generated on Fri, 25 May 2012 13:45:14 -0700 -->
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <atom:link href="http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/feed/" rel="self" type="application/rss+xml" />
    <title>Intel Software Network Comments Feed</title>
    <link>http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors</link>
    <description></description>
    <language>en-us</language>
    <item>
      <title>By Visualize this! Confetti middleware engine on Intel Sandy Bridge architecture &amp;#8211; Intel Software Network Blogs - Intel&amp;#174; Software Network</title>
      <description><![CDATA[ n/a ]]></description>
      <link>http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/#comment-60321</link>
      <pubDate>Wed, 01 Jun 2011 08:10:49 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/#comment-60321</guid>
    </item>
    <item>
      <title>By Visualize this! Confetti middleware engine on Intel Sandy Bridge architecture &amp;#8211; Intel Software Network Blogs - Intel&amp;#174; Software Network</title>
      <description><![CDATA[ n/a ]]></description>
      <link>http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/#comment-60322</link>
      <pubDate>Wed, 01 Jun 2011 08:10:49 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/#comment-60322</guid>
    </item>
    <item>
      <title>By Visualize this! Confetti middleware engine on Intel Sandy Bridge architecture &amp;#8211; Intel Software Network Blogs - Intel&amp;#174; Software Network</title>
      <description><![CDATA[ n/a ]]></description>
      <link>http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/#comment-60323</link>
      <pubDate>Wed, 01 Jun 2011 08:10:49 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/#comment-60323</guid>
    </item>
    <item>
      <title>By  Utilizing Intel® AVX with Cakewalk SONAR X1 &amp;#8212; : NOEL BORTHWICK WEBSITE : Minidump</title>
      <description><![CDATA[ n/a ]]></description>
      <link>http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/#comment-61911</link>
      <pubDate>Thu, 14 Jul 2011 06:59:41 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/#comment-61911</guid>
    </item>
    <item>
      <title>By Frederik Slijkerman</title>
      <description><![CDATA[ This is nice, but you are skipping over the fact that the FIFO input buffer will be unaligned for every three out of four input samples, if you implement it using a circular buffer. So your code will only work for every fourth input sample, unless you use an unaligned load to load data from the buffer, or do something clever that you're not mentioning in the paper. How do you propose to solve this problem? ]]></description>
      <link>http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/#comment-73564</link>
      <pubDate>Wed, 02 May 2012 02:09:05 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/practical-intel-avx-optimization-on-2nd-generation-intel-core-processors/#comment-73564</guid>
    </item>
  </channel></rss>
