<?xml version="1.0" encoding="UTF-8"?>
<!-- Generated on Fri, 25 May 2012 22:13:56 -0700 -->
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <atom:link href="http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/feed/" rel="self" type="application/rss+xml" />
    <title>Intel Software Network Comments Feed</title>
    <link>http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications</link>
    <description></description>
    <language>en-us</language>
    <item>
      <title>By srimks</title>
      <description><![CDATA[ Somehow, with "45nm Hi-k" silicon technology as mentioned in this article, one of it's latest processor Core i7(Nehalem) doesn't uses FSB, and QPI (Quick Path Interconnect) has been incorporated in Nehalem replacing old tradition of FSB in Intel processor.

Since, CPI of Nehalem stands as ~0.25, remaining contents of LIMITS & RATIOS can't be considered for Nehalem as mentioned in this article because this article doesn't consider measurement done w.r.t QPI.

~BR ]]></description>
      <link>http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-20627</link>
      <pubDate>Thu, 05 Mar 2009 09:54:01 -0800</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-20627</guid>
    </item>
    <item>
      <title>By Rama Kishan Malladi (Intel)</title>
      <description><![CDATA[ The intent of this paper is to provide a methodology and framework for performance analysis at the micro-architecture level using Intel VTune Performance Analyzer Events and Ratios. With each generation of architecture changes, the events and ratios will continue to evolve or change. However, the general philosophy of performance analysis and bottleneck identification would still remain the same. For example, irrespective of the # of levels of cache in processor, monitoring of cache miss events and associated penalty is still a valid profile to look for performance issues. That is, the event names and the relavent ratio #s might get modified but the analysis concepts would continue to be applicable.

Thanks for your feedback.
-Rama ]]></description>
      <link>http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-20629</link>
      <pubDate>Thu, 05 Mar 2009 10:14:44 -0800</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-20629</guid>
    </item>
    <item>
      <title>By nicolas.wang</title>
      <description><![CDATA[ I'm curious what's different of BUS_TRANS_ANY.ALL_AGENTS and BUS_DRDY_CLOCKS.ALL_AGENTS. I also see from some intel paper which uses later. Could we say that with later event, the new ratio is representing the Data Bus Utilization Ratio? instead of Bus Utilization Ratio? The difference comes from "instruction communication"?
Thanks a lot for any clue. Looking forward for your reply.
Yu ]]></description>
      <link>http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-20900</link>
      <pubDate>Thu, 12 Mar 2009 09:28:43 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-20900</guid>
    </item>
    <item>
      <title>By srimks</title>
      <description><![CDATA[ What I understand the difference between -

BUS_DRDY_CLOCKS.ALL_AGENTS - This event counts the number of bus cycles during which the DRDY ( Data Ready ) signal is asserted on the bus. The DRDY signal is asserted when data is sent on the bus. With the 'ALL_AGENTS' mask this event counts the number of bus cycles during which any bus agent sends data on the bus. This includes all data reads and writes on the bus. It counts bus transactions initiated by any agent on the bus. In systems where each processor is attached to a different bus, each core counts only events it sees on its own bus.

BUS_TRANS_ANY.ALL_AGENTS - This event counts all bus transactions, which includes - memory transactions, IO transactions ( non memory-mapped ), deferred transaction completion and other less frequent transactions ( such as interrupts). It counts activity initiated by any agent on the bus. In systems where each processor is attached to a different bus, the count reflects only the activity for the bus on which the processor resides.


Also, check similar posting on - http://software.intel.com/en-us/forums/intel-vtune-performance-analyzer/topic/64207/

HIH.

~BR
Mukkaysh Srivastav
 ]]></description>
      <link>http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-20931</link>
      <pubDate>Fri, 13 Mar 2009 00:01:43 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-20931</guid>
    </item>
    <item>
      <title>By Ganesh</title>
      <description><![CDATA[ want to download ]]></description>
      <link>http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-43389</link>
      <pubDate>Sat, 15 May 2010 03:51:31 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-43389</guid>
    </item>
    <item>
      <title>By morgane3407</title>
      <description><![CDATA[ I have been asked to profile in the application level the run time behavior (bandwidth, utilization, stalls ad no of transitions) of three on chip buses (processor-L1, L1-L2, L2) by the use of performance counters. I am really lost as I can't find the actual event ratios I need. I would appreciate any help. Thank you. ]]></description>
      <link>http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-49775</link>
      <pubDate>Tue, 05 Oct 2010 08:31:52 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-49775</guid>
    </item>
    <item>
      <title>By 
    Twitter Trackbacks for
     
    Using Intel® VTune™ Performance Analyzer Events/ Ratios &amp;amp; Optimizing Applications - Intel® Software Network 
    [intel.com]
    on Topsy.com
  </title>
      <description><![CDATA[ n/a ]]></description>
      <link>http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-56340</link>
      <pubDate>Tue, 15 Feb 2011 03:07:50 -0800</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-56340</guid>
    </item>
    <item>
      <title>By 
	Joel Pobar's Weblog | A day with disruptor-net
</title>
      <description><![CDATA[ n/a ]]></description>
      <link>http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-62983</link>
      <pubDate>Mon, 15 Aug 2011 00:29:20 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/articles/using-intel-vtune-performance-analyzer-events-ratios-optimizing-applications/#comment-62983</guid>
    </item>
  </channel></rss>
