Intel® Developer Zone:
Intel® AVX

Vision Statement

The need for greater computing performance continues to grow across industry segments. To support rising demand and evolving usage models, we continue our history of innovation with the Intel® Advanced Vector Extensions (Intel® AVX).

Intel® AVX is a new-256 bit instruction set extension to Intel® SSE and is designed for applications that are Floating Point (FP) intensive. It was released early 2011 as part of the Intel® microarchitecture code name Sandy Bridge processor family and is present in platforms ranging from notebooks to servers. Intel AVX improves performance due to wider vectors, new extensible syntax, and rich functionality. This results in better management of data and general purpose applications like image, audio/video processing, scientific simulations, financial analytics and 3D modeling and analysis.

Overview

Tools & Downloads

  • Intel® C++ Compiler

    The Intel® C++ Compiler is available for download from the Intel® Registration Center for all licensed customers. Evaluation versions of Intel® Software Development Products are also available for free download.

  • Intel Intrinsics Guide

    The Intel Intrinsics Guide is an interactive reference tool for Intel intrinsic instructions, which are C style functions that provide access to many Intel instructions – including Intel® Streaming SIMD Extensions [XX] (Intel® SSE[XX]), Intel® Advanced Vector Extensions (Intel® AVX), and more – without the need to write assembly code.

    • Intel Intrinsics Guide (OS X*)
    • Intel Intrinsics Guide (Linux*)
    • Intel Intrinsics Guide (Windows*)
No Content Found

Pages

Subscribe to
No content found

Pages

Subscribe to
Daniel B.Thu, February 28th 2013 - 23:26
SSE sum of vectors - how to improve cache performance2
Hello, the performance of my application heavily depends on summing two vectors (stored as aligned double arrays), namely I need a fast vecA += vecB. As with SSE one does not have instructions for  +=, the only option is to have vecA = vecA + vecB. I have two versions of this function: inline void ...
xman.hawkeyeThu, February 28th 2013 - 15:25
AVX performance question7
I posted my question in Fortran forum and then I realized probably I should post it here.  Any inputs are welcome.  Thanks. http://software.intel.com/en-us/forums/topic/373604
Matt S.Thu, February 28th 2013 - 8:56
IA32_PERF_CTL on X64 error26
I have a problem using wrmsr IA32_PERF_CTL,  in kernel space I get a STATUS_PRIVILEGED_INSTRUCTION exception and Windbg, which has a wrmsr function, reports "no such msr".  This is on an i5-2410M  CPU. The same code and Windbg do not generate errors on another test platform.  What could be the ...
CHANGJUN Y.Fri, February 22nd 2013 - 0:37
AVX2 latency1
Is there any reference for the latency of AVX2 instructions, such as latency for vgather, vpshufb, etc.? I got some related information from APPENDIX C of the Intel® 64 and IA-32 Architectures Optimization Reference Manual, but looks not all the AVX2 instructions are fully contained in that manual.

Pages

Subscribe to Forums