4,391 Posts served
10,716 Conversations started
- Academic
- Android
- Art, Music, & Animation
- Embedded Computing
- Events
- Game Development
- Graphics & Media
- Intel SW Partner Program
- Intel® AppUp Developer Program
- Manageability & Security
- Mobility
- Open Source
- Parallel Programming
- Performance and Optimization
- Power Efficiency
- Site News & Announcements
- Software Tools
- Association for Computing Machinery TechNews (ACM)
- Go Parallel! (Dr. Dobbs)
- HPCwire (Tabor Communications, Inc.)
- insideHPC (John West)
- Joe Duffy's Weblog (Microsoft)
- Microsoft Parallel Programming Development Center (Microsoft Germany)
- MultiCoreInfo.com
- scalability.org (Scalable Informatics)
- Software Dev Blog (Intel Germany)
- Soft Talk Blog (Intel United Kingdom)
- The Moth (Microsoft)
Archives
Posts from Robert Chesebrough (Intel) 
 |
Robert Chesebrough is a Sr Course Architect in the Intel academic team, and is responsible for bringing new course content to the Intel Academic Community. He has been a contributing courseware developer and instructor for Intel Software College for over 8 years. Prior his role with the Intel academic community, Robert was a senior technical consulting engineer with the compiler marketing and technical support group in Intel’s Software Products division. He authored the “Intel® Compiler Black-Belt Users Guide to undocumented switches". He holds a BS in Physics from the University of New Mexico and has been a software developer for the US Department of Energy, Sandia National Labs & Los Alamos National Labs beginning in the early 1980’s and also in the in the aerospace industry at SBS technologies in the late 1990’s. He is married and has two children who are deeply appreciated and who are both taught at home by their parents. He enjoys programming, mathematics, physics |
Intel Tool Helps SW Developers Develop More Secure Applications
By Robert Chesebrough (Intel) (13 posts) on February 7, 2012 at 3:27 pm
Comments (0)
Developers are urged to find these kinds of bugs using tools such as Intel Static Security Analysis, and then make it a practice to validate all inputs and replace unsafe functions (strcpy, strncpy, strcat, and gets, among others) with safe counterparts. To learn more about steps you can take as a developer to reduce your exposure to security attacks go to the Department of Homeland Security's Build Security In website or visit the Common Weakness Evaluation site.
Category: Manageability & Security, Software Tools
Tags: Buffer Overflow, Buffer Overrun, Build Security In, C++, Common Weakness Evaluation, Intel Compiler, Intel® vPro™, Mitigate Secure Bugs, OS Command Injection, owasp top 10, scanf, security, security layer, server, sprintf, static security analysis, Ultrabook
AES-NI in Laymen's Terms
By Robert Chesebrough (Intel) (13 posts) on January 11, 2012 at 7:18 pm
Comments (0)
To understand how the AES Rijndael algorithm works I highly recommend that you look at Jeff Moser's "A Stick Figure Guide to the Advanced Encryption Standard (AES) - A play in 4 acts". This creative stick figure cartoon approach to describing the AES algorithm is one of the best ways I have seen for communicating how AES works.
Category: Manageability & Security, Uncategorized
Tags: AES, AES-NI, Cryptography, decryption, encryption, Rijndael, security
Taking a look at Intel Anti Theft & Identity Protection Technologies
By Robert Chesebrough (Intel) (13 posts) on December 14, 2011 at 8:53 pm
Comments (2)
Intel is showcasing Anti-theft & Identity Protection Technologies
Category: Manageability & Security, Mobility
The Last 25 Years of Parallel Computing
By Robert Chesebrough (Intel) (13 posts) on June 9, 2011 at 2:55 pm
Comments (2)
I am back from a very interesting 25th year anniversary of the IPDPS conference in Anchorage Alaska. I was able to interact with a number of professors and bounce ideas around on parallel education. To learn more about what occurred at IPDPS take a look at Lauren Dankiewicz' blog where she lays out the conference [...]
Category: Academic, Parallel Programming
Tags: parallelism
Using OpenMP to Parallelize a Game
By Robert Chesebrough (Intel) (13 posts) on June 2, 2010 at 10:53 am
Comments (2)
Turns out it was relatively easy to parallelize this game demo using OpenMP tasks with some signal handling.
Category: Academic, Game Development, Graphics & Media, Parallel Programming
Tags: Event Handlers, Game Loop, games, OpenMP, Parallelize, Tasks, threading
Five role playing exercises to introduce parallelism concepts
By Robert Chesebrough (Intel) (13 posts) on November 5, 2009 at 11:12 am
Comments (4)
Since the kickoff of the High School Parallelism bootcamp this summer, I've received several requests for a write up of the five role playing activities we used. The activities put students in the place of procesor cores and had them perform tasks in parallel. These activities proved to be popular among many of the students [...]
Category: Academic, Parallel Programming
Tags: concurrency, Critical Section, Domain Decomposition, parallelism, Race Condition, Role Playing, Task Decomposition
Talented kids & multi-core: Adding fuel to the mix
By Robert Chesebrough (Intel) (13 posts) on July 17, 2009 at 9:58 pm
Comments (3)
Now I can add orchestra leader to my list of job roles at Intel. I’ve been conducting an ensemble of talented players from across industry, education and within Intel to orchestrate the first High School Parallelism Boot-camp. I’ve been crafting the flow of topics & lab activities, developing some new ways to convey parallelism topics [...]
Category: Academic, Game Development, Parallel Programming, Software Tools
Tags: education, high school programming, parallel programming, Think Parallel
Less Focus on Threads More Focus on Tasks
By Robert Chesebrough (Intel) (13 posts) on April 24, 2009 at 12:52 pm
Comments (4)
Several years ago, when I looked for training courses on the subject of parallel programming for shared memory systems I found few courses being offered. Some friends of mine and I did find a very nice course from a 3rd-party vendor on threaded programming. The course mainly focused on "C" and using POSIX threads to [...]
Category: Academic, Parallel Programming, Software Tools
Tags: Academia, clubhouse, parallel programming, Tasks, teaching, threads
If you had 4 days to teach parallel programming… to high school students …
By Robert Chesebrough (Intel) (13 posts) on March 16, 2009 at 11:57 am
Comments (8)
If you had 4 days to teach parallel programming… to high school students … Setup Let’s say you were given an invitation to lead a summer camp for high school students – a 4 day long day camp with students coming in from various schools and the only thing they have in common is that [...]
Category: Academic, Game Development, Parallel Programming, Software Tools
Tags: Academia, clubhouse, high school programming, OpenMP, parallel programming in high school, threading, Threading Building Blocks
Let change the way we deliver ISC content
By Robert Chesebrough (Intel) (13 posts) on September 10, 2008 at 9:50 pm
Comments (2)
The Intel Software College Course Architect Team is about to head into our planning phase for 2009. One of the tasks we are considering is how to make our Intel posted content easier to access, easier to update, easier for faculty to incorporate lessons into their curriculum. As you probably are aware – currently you [...]
Category: Academic, Parallel Programming
Tags: Computer Science Lessons plans, Faculty training, online content, teaching parallelism, teaching programming, wikiversity
PGAS versus MPI and what should we teach undergraduates??
By Robert Chesebrough (Intel) (13 posts) on April 22, 2008 at 8:34 am
Comments (0)
One of the highlights of this 22nd annual IPDPS conference was the Wednesday night panelist discussion. The discussion probed the general topic of what the current parallel programming experts (eps IPDPS faculty & researchers) can teach to a new generation who will just now be cutting their teeth on MC processors and growing up in [...]
Category: Academic, Events, Parallel Programming, Software Tools
Tags: IPDPS, MapReduce, PGAS, Scheme, Titanium, Undergarduate parallelism, Unified Parallel C, UPC, Yelick
Functional Languages versus threading
By Robert Chesebrough (Intel) (13 posts) on April 22, 2008 at 8:26 am
Comments (0)
I had responded to some questions in my other post (view from 22nd annual IPDPS - http://software.intel.com/en-us/blogs/2008/04/15/some-views-from-the-22nd-international-parallel-amp-distributed-processing-symposium/) about functional languages. It was suggested by Clay B that I should make a seperate post along the functional language topic - so here goes. I asked Dr Dennis (Prf Emeritus CS at MIT) his thoughts on what [...]
Category: Academic, Events, Open Source, Parallel Programming, Software Tools
Tags: Erlang, Functional Language, HASKEL, LISP
Some Views from the 22nd International Parallel & Distributed Processing Symposium
By Robert Chesebrough (Intel) (13 posts) on April 15, 2008 at 6:30 pm
Comments (9)
Greetings from the 22nd International Parallel & Distributed Processing Symposium in Miami! I had the privilege of discussing the future of parallel programming with a number of distinguished luminaries in parallel computing! The topics discussed in side hall discussions and informal lunch table chats were varied and dynamic. Given that this is the first day [...]