Intel® Developer Zone:
Intel® AVX and CPU Instructions
Intel® Developer Zone:
Intel® AVX and CPU Instructions
Announcements
Support for Intel® AVX, which provide the infrastructure and building blocks for delivering the performance required by the growing needs of applications such as financial analysis, media content creation, encoding and encryption, natural resource industry, and High Performance Computing (HPC).
Intel® AVX and CPU Instructions
| Forum | Topics | Posts | Last post | |
|---|---|---|---|---|
|
The Intel® Software team in the United Kingdom and Germany are organizing an exclusive opportunity for software developers. We will be inviting the...
|
15
|
37 |
by Hannes Hofmann Mon, 05/16/2011 - 08:42 |
Login to post new content in forum.
| Topic / Topic starter | Post date | Replies |
Last post |
|
|---|---|---|---|---|
|
PTEST improvement? by Matthias Kretz » Tue, 11/24/2009 - 00:59 |
Tue, 11/24/2009 - 00:59 |
1 |
by Max Locktyukhin... Tue, 11/24/2009 - 00:59 |
|
|
Low rate on sse2 code by maa1 » Mon, 11/23/2009 - 11:39 |
Mon, 11/23/2009 - 11:39 |
0 |
by maa1 Mon, 11/23/2009 - 11:39 |
|
|
How many info could I get to estimate DRAM bandwidth? by hchen229 » Tue, 11/17/2009 - 08:17 |
Tue, 11/17/2009 - 08:17 |
1 |
by Roman Dementiev... Tue, 11/17/2009 - 08:17 |
|
|
Understanding my Benchmarks by Matthias Kretz » Tue, 11/10/2009 - 08:13 |
Tue, 11/10/2009 - 08:13 |
5 |
by Matthias Kretz Tue, 11/10/2009 - 08:13 |
|
|
Why "subq" as allocate by ICC-v10.0 but not as prologue, but ICC-v11.0 uses "pushq" as prologue? by srimks » Wed, 01/21/2009 - 01:10 |
Wed, 01/21/2009 - 01:10 |
3 |
by smaslov Mon, 11/02/2009 - 22:18 |
|
|
sse4.2 instructions by westmere » Fri, 05/01/2009 - 16:03 |
Fri, 05/01/2009 - 16:03 |
7 |
by Shih Kuo (Intel) Mon, 11/02/2009 - 09:54 |
|
|
Opcode semantics by matt.j » Thu, 08/13/2009 - 18:24 |
Thu, 08/13/2009 - 18:24 |
3 |
by c0d1f1ed Mon, 11/02/2009 - 00:38 |
|
|
help on detecting stalls(identifying structural hazards) in assembly code by ddmetro » Wed, 10/28/2009 - 10:18 |
Wed, 10/28/2009 - 10:18 |
1 |
by TimP (Intel) Wed, 10/28/2009 - 10:18 |
|
|
is there a standard format in which we provide architecture specific information to a software by ddmetro » Sun, 10/25/2009 - 16:24 |
Sun, 10/25/2009 - 16:24 |
0 |
by ddmetro Sun, 10/25/2009 - 16:24 |
|
|
how to turn off out-of-order execution in Intel processor by ddmetro » Sun, 10/25/2009 - 14:32 |
Sun, 10/25/2009 - 14:32 |
3 |
by ddmetro Sun, 10/25/2009 - 14:32 |
|
|
Parallel instructions for detecting MSB in array of bytes by craptacus » Thu, 10/15/2009 - 12:56 |
Thu, 10/15/2009 - 12:56 |
6 |
by bronxzv Fri, 10/16/2009 - 01:58 |
|
|
Why only CS, IP and EFLAGS are saved while interrupt?? by cgopi24 » Fri, 09/25/2009 - 09:29 |
Fri, 09/25/2009 - 09:29 |
1 |
by Shih Kuo (Intel) Fri, 10/16/2009 - 01:34 |
|
|
Out of order execution by tthsqe » Thu, 10/15/2009 - 23:53 |
Thu, 10/15/2009 - 23:53 |
9 |
by tthsqe Thu, 10/15/2009 - 23:53 |
|
|
[smp] processor disabled by medinad » Thu, 10/15/2009 - 11:12 |
Thu, 10/15/2009 - 11:12 |
5 |
by Igor Levicki Thu, 10/15/2009 - 11:13 |
|
|
LZCNT on Core i7 by craigj0 » Mon, 10/12/2009 - 04:29 |
Mon, 10/12/2009 - 04:29 |
1 |
by Mark Charney (Intel) Mon, 10/12/2009 - 04:29 |
|
|
How to multiply __m128 by a scaler? by lascondes » Wed, 09/30/2009 - 11:30 |
Wed, 09/30/2009 - 11:30 |
11 |
by lascondes Wed, 09/30/2009 - 11:30 |
|
|
CPU Serial Enable Support on Intel Processor by asj_anuroop » Wed, 09/30/2009 - 04:07 |
Wed, 09/30/2009 - 04:07 |
2 |
by knujohn4 Wed, 09/30/2009 - 04:07 |
|
|
About the override of core frequency by shihui929 » Fri, 09/25/2009 - 11:08 |
Fri, 09/25/2009 - 11:08 |
2 |
by shihui929 Fri, 09/25/2009 - 11:08 |
|
|
gmmintrin.h / AVX intrinsics by rksm » Thu, 09/24/2009 - 04:27 |
Thu, 09/24/2009 - 04:27 |
1 |
by bronxzv Fri, 09/25/2009 - 08:30 |
|
|
AVX in Sandy Bridge by bronxzv » Wed, 09/23/2009 - 03:30 |
Wed, 09/23/2009 - 03:30 |
8 |
by bronxzv Wed, 09/23/2009 - 04:48 |
Login to post new content in forum.
For more complete information about compiler optimizations, see our Optimization Notice.