Intel® Developer Zone:
Intel® AVX and CPU Instructions
Intel® Developer Zone:
Intel® AVX and CPU Instructions
Announcements
Support for Intel® AVX, which provide the infrastructure and building blocks for delivering the performance required by the growing needs of applications such as financial analysis, media content creation, encoding and encryption, natural resource industry, and High Performance Computing (HPC).
Intel® AVX and CPU Instructions
| Forum | Topics | Posts | Last post | |
|---|---|---|---|---|
|
The Intel® Software team in the United Kingdom and Germany are organizing an exclusive opportunity for software developers. We will be inviting the...
|
15
|
37 |
by Hannes Hofmann Mon, 05/16/2011 - 08:42 |
Login to post new content in forum.
| Topic / Topic starter |
Post date |
Replies | Last post | |
|---|---|---|---|---|
|
Detailed info about FTZ & DAZ by gol » Thu, 07/03/2008 - 01:36 |
Thu, 07/03/2008 - 01:36 |
16 |
by gol Wed, 07/23/2008 - 05:41 |
|
|
SSE 4.1 instructions - DPPS/EXTRACTPS by vsachde » Sun, 07/06/2008 - 11:50 |
Sun, 07/06/2008 - 11:50 |
11 |
by lxguy Sun, 07/06/2008 - 11:50 |
|
|
P4 stalls for >240 uSec by stevek999 » Fri, 07/11/2008 - 06:28 |
Fri, 07/11/2008 - 06:28 |
6 |
by Igor Levicki Tue, 08/05/2008 - 05:18 |
|
|
Microinstruction Format by dargueta » Sat, 07/12/2008 - 22:41 |
Sat, 07/12/2008 - 22:41 |
4 |
by dargueta Tue, 07/15/2008 - 19:50 |
|
|
AVX VBROADCAST instructions. Why is register operand not allowed? by Agner » Mon, 07/14/2008 - 02:52 |
Mon, 07/14/2008 - 02:52 |
6 |
by Shih Kuo (Intel) Mon, 07/14/2008 - 02:52 |
|
|
How is the brandstring formed by BIOSes? by pgzh » Fri, 07/25/2008 - 15:25 |
Fri, 07/25/2008 - 15:25 |
5 |
by Igor Levicki Fri, 07/25/2008 - 15:25 |
|
|
Extracting XMM register elements gives compilation error by biplabraut » Mon, 07/28/2008 - 00:31 |
Mon, 07/28/2008 - 00:31 |
3 |
by Igor Levicki Mon, 07/28/2008 - 00:31 |
|
|
adding or comapring 8 bit unsigned data in XMM register by biplabraut » Mon, 07/28/2008 - 23:17 |
Mon, 07/28/2008 - 23:17 |
3 |
by biplabraut Mon, 07/28/2008 - 23:17 |
|
|
Consecutive load operations results problem by biplabraut » Tue, 07/29/2008 - 23:34 |
Tue, 07/29/2008 - 23:34 |
2 |
by biplabraut Tue, 07/29/2008 - 23:34 |
|
|
SSE 4.2 on which processors? by md_intel » Thu, 07/31/2008 - 23:08 |
Thu, 07/31/2008 - 23:08 |
3 |
by Thai Le (Intel) Thu, 07/31/2008 - 23:08 |
|
|
About INstruction Decoder in P4 by biplabraut » Wed, 08/13/2008 - 00:11 |
Wed, 08/13/2008 - 00:11 |
1 |
by Thai Le (Intel) Wed, 08/13/2008 - 00:11 |
|
|
How many MMX/SSE units in Core-2 Quad by murzik » Mon, 08/25/2008 - 09:03 |
Mon, 08/25/2008 - 09:03 |
8 |
by Igor Levicki Mon, 08/25/2008 - 09:03 |
|
|
FMA now an extension of AVX? by gabest » Wed, 08/27/2008 - 23:58 |
Wed, 08/27/2008 - 23:58 |
1 |
by Thai Le (Intel) Mon, 09/08/2008 - 09:32 |
|
|
Quad precision ? by tux456 » Thu, 08/28/2008 - 08:10 |
Thu, 08/28/2008 - 08:10 |
2 |
by tux456 Thu, 08/28/2008 - 12:54 |
|
|
Timing of LPT-port by ugtehservis » Wed, 09/03/2008 - 23:36 |
Wed, 09/03/2008 - 23:36 |
1 |
by Igor Levicki Tue, 09/30/2008 - 17:35 |
|
|
andps vs. andpd vs. pand by c0d1f1ed » Fri, 09/19/2008 - 04:23 |
Fri, 09/19/2008 - 04:23 |
6 |
by emmetcaulfield Wed, 10/08/2008 - 05:19 |
|
|
Forums will be read-only 09/24 10PM PST to 09/25 12PM PST by Intel Software ... » Mon, 09/22/2008 - 11:46 |
Mon, 09/22/2008 - 11:46 |
0 |
by Intel Software ... Mon, 09/22/2008 - 11:46 |
|
|
Why no FMA in AVX in Sandy Bridge? by Igor Levicki » Mon, 10/06/2008 - 12:56 |
Mon, 10/06/2008 - 12:56 |
18 |
by tthsqe Wed, 04/06/2011 - 13:02 |
|
|
Detecting Nehalem CPU by dark_shikari » Fri, 10/10/2008 - 15:24 |
Fri, 10/10/2008 - 15:24 |
5 |
by Shih Kuo (Intel) Fri, 10/17/2008 - 18:26 |
|
|
pmovzx/pmovsx by dark_shikari » Sun, 10/12/2008 - 05:36 |
Sun, 10/12/2008 - 05:36 |
14 |
by Igor Levicki Sat, 12/27/2008 - 19:36 |
Login to post new content in forum.
For more complete information about compiler optimizations, see our Optimization Notice.