Intel® Developer Zone:
Intel® AVX and CPU Instructions
Intel® Developer Zone:
Intel® AVX and CPU Instructions
Announcements
Support for Intel® AVX, which provide the infrastructure and building blocks for delivering the performance required by the growing needs of applications such as financial analysis, media content creation, encoding and encryption, natural resource industry, and High Performance Computing (HPC).
Intel® AVX and CPU Instructions
| Forum | Topics | Posts | Last post | |
|---|---|---|---|---|
|
The Intel® Software team in the United Kingdom and Germany are organizing an exclusive opportunity for software developers. We will be inviting the...
|
15
|
37 |
by Hannes Hofmann Mon, 05/16/2011 - 08:42 |
Login to post new content in forum.
Topic / Topic starter |
Post date | Replies | Last post | |
|---|---|---|---|---|
|
Converting SSE packed integer handling to AVX by Grace Oliver (Intel) » Tue, 08/09/2011 - 15:26 |
Tue, 08/09/2011 - 15:26 |
8 |
by Grace Oliver (Intel) Fri, 08/19/2011 - 12:02 |
|
|
Copy and modify by sirrida » Tue, 05/10/2011 - 15:59 |
Tue, 05/10/2011 - 15:59 |
3 |
by sirrida Tue, 05/10/2011 - 15:59 |
|
|
Core 2 MSR register documentation by elmo234 » Tue, 06/17/2008 - 10:24 |
Tue, 06/17/2008 - 10:24 |
8 |
by yuhong2 Mon, 02/01/2010 - 20:48 |
|
|
Core2 Quad (S)SSE 3/4 by ocirne94 » Sat, 01/23/2010 - 06:52 |
Sat, 01/23/2010 - 06:52 |
4 |
by TimP (Intel) Sat, 01/23/2010 - 06:52 |
|
|
Core2Duo: What timer is ticking under C4 ? by zvivered » Sat, 01/01/2011 - 19:52 |
Sat, 01/01/2011 - 19:52 |
2 |
by zvivered Sat, 01/15/2011 - 00:49 |
|
|
Could intel somehow initiate migration/cleanup for x86 instruction set? by htuh » Thu, 11/12/2009 - 16:13 |
Thu, 11/12/2009 - 16:13 |
0 |
by htuh Tue, 01/12/2010 - 10:45 |
|
|
CPU enhancement wish list by youjaes » Sun, 07/05/2009 - 01:37 |
Sun, 07/05/2009 - 01:37 |
6 |
by jimdempseyatthecove Sun, 07/05/2009 - 01:37 |
|
|
CPU Family and Model by Bo W. » Mon, 06/03/2013 - 04:15 |
Mon, 06/03/2013 - 04:15 |
10 |
by iliyapolak Wed, 06/05/2013 - 23:34 |
|
|
CPU Instruction counter register by nuclear_scientist » Fri, 07/31/2009 - 09:37 |
Fri, 07/31/2009 - 09:37 |
1 |
by TimP (Intel) Fri, 07/31/2009 - 09:37 |
|
|
CPU Overheating by scar_uk » Sat, 03/07/2009 - 04:31 |
Sat, 03/07/2009 - 04:31 |
2 |
by coolman010 Wed, 04/01/2009 - 08:57 |
|
|
CPU recommendation? by audiobahn1000 » Fri, 05/30/2008 - 03:16 |
Fri, 05/30/2008 - 03:16 |
1 |
by Igor Levicki Fri, 05/30/2008 - 03:16 |
|
|
CPU Serial Enable Support on Intel Processor by asj_anuroop » Wed, 09/30/2009 - 04:07 |
Wed, 09/30/2009 - 04:07 |
2 |
by knujohn4 Wed, 09/30/2009 - 04:07 |
|
|
CPU temperature Pentium 4 by abdekker » Wed, 06/18/2008 - 10:07 |
Wed, 06/18/2008 - 10:07 |
1 |
by Igor Levicki Thu, 07/10/2008 - 21:01 |
|
|
CPUID check and CR0 check by interruptreques... » Fri, 02/17/2012 - 00:51 |
Fri, 02/17/2012 - 00:51 |
2 |
by Sergey Kostrov Wed, 02/22/2012 - 10:53 |
|
|
CPUID signature by zhangxiuxia » Wed, 04/18/2012 - 03:34 |
Wed, 04/18/2012 - 03:34 |
3 |
by Sergey Kostrov Fri, 07/06/2012 - 16:36 |
|
|
CPUID Signature Values of DisplayFamily_DisplayModel - A new Appendix is Needed in all Intel Manuals by Sergey Kostrov » Tue, 05/21/2013 - 17:58 |
Tue, 05/21/2013 - 17:58 |
4 |
by iliyapolak Mon, 06/03/2013 - 22:29 |
|
|
crc32 emulation support by tinman8088 » Sun, 05/25/2008 - 21:28 |
Sun, 05/25/2008 - 21:28 |
3 |
by Igor Levicki Sun, 05/25/2008 - 21:28 |
|
|
Cross lane operations, how? by Igor Levicki » Mon, 05/21/2012 - 05:25 |
Mon, 05/21/2012 - 05:25 |
9 |
by sirrida Thu, 05/24/2012 - 03:16 |
|
|
Cycle counts of the new Westmere instructions by Cryptographer » Tue, 04/13/2010 - 00:10 |
Tue, 04/13/2010 - 00:10 |
2 |
by neni Tue, 04/13/2010 - 00:10 |
|
|
Data Bus by logicman112 » Tue, 08/03/2010 - 01:44 |
Tue, 08/03/2010 - 01:44 |
2 |
by Anthony Bock (Intel) Fri, 08/06/2010 - 12:08 |
Login to post new content in forum.
For more complete information about compiler optimizations, see our Optimization Notice.