<?xml version="1.0" encoding="UTF-8"?>
<!-- Generated on Tue, 24 Nov 2009 20:08:30 -0800 -->
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <atom:link href="http://software.intel.com/en-us/forums/threading-on-intel-parallel-architectures/topic/53985/feed" rel="self" type="application/rss+xml" />
    <title>Intel Software Network - <![CDATA[ How to get/set unique MSR registers for each core ]]> feed</title>
    <link>http://software.intel.com/en-us/forums/threading-on-intel-parallel-architectures/topic/53985</link>
    <description></description>
    <language>en-us</language>
    <item>
      <title>Re: How to get/set unique MSR registers for each core</title>
      <description><![CDATA[ 
You cannot enter ring 0 with any particular instruction under any modern operating system because that is considered security risk and the kernel does not allow your process to execute such instructions. However, you can write a device driver or use already existing driver from within your application to perform privileged operations such as access to MSR registers.
In order to access unique MSR registers your application needs to change its process/thread affinity for each CPU whose MSR you want to read/write.
Under Windows that is accomplished by calling SetThreadAffinityMask() API but for QNX you will have to consult proper OS API documentation or ask someone else.
 ]]></description>
      <link>http://software.intel.com/en-us/forums/threading-on-intel-parallel-architectures/topic/53985/</link>
      <pubDate>Wed, 30 Nov -001 00:00:00 -0800</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/threading-on-intel-parallel-architectures/topic/53985/</guid>
      <category>Parallel Programming</category>
    </item>
    <item>
      <title>Re: How to get/set unique MSR registers for each core</title>
      <description><![CDATA[ <div style="margin:0px;"></div>
Hi, now I also would like to control the unique MSRs for each core. According to this post, if one application which is running on "core 0" sets the unique MSR registers, then it is the unique MSRs of "core 0" be set. In other words, one application running on one core can't set the unique MSRs on the other core? Is my understanding right?  <br /> ]]></description>
      <link>http://software.intel.com/en-us/forums/threading-on-intel-parallel-architectures/topic/53985/</link>
      <pubDate>Wed, 04 Nov 2009 05:01:44 -0800</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/threading-on-intel-parallel-architectures/topic/53985/</guid>
      <category>Parallel Programming</category>
    </item>
  </channel></rss>