<?xml version="1.0" encoding="UTF-8"?>
<!-- Generated on Sun, 08 Nov 2009 13:42:11 -0800 -->
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <atom:link href="http://software.intel.com/en-us/forums/virtualization-software-development/feed" rel="self" type="application/rss+xml" />
    <title>Intel Software Network - <![CDATA[ Virtualization & Software Development ]]> feed</title>
    <link>http://software.intel.com/en-us/forums/virtualization-software-development</link>
    <description></description>
    <language>en-us</language>
    <item>
      <title>Redirecting host interrupts to the guest</title>
      <description><![CDATA[ I am implementing thin hypervisor which runs under primary OS which is executed as guest. To implement such things as shadow paging I need hardware interrupts to be enabled in the host. I am trying to set a coresponding bit in the bitmap for each hardware interrupt delivered through the host IDT. On VM entry I am injecting to the guest all interrupts which have happened during VM exit processing and have corresponding bits set in the bitmap. Interrupts with higher priorities are injected first. <br /><br />Everything works fine, but sometimes (very rarely) guest hangs without VM exits committed.<br /><br />Question to experts: is this design right and what could be a reason for the hang?<br /> ]]></description>
      <link>http://software.intel.com/en-us/forums/virtualization-software-development/topic/69553/</link>
      <pubDate>Sat, 31 Oct 2009 19:21:28 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/virtualization-software-development/topic/69553/</guid>
      <category>Virtualization</category>
      <category>ISN General</category>
    </item>
    <item>
      <title>Any CPU with both EPT and TXT support?</title>
      <description><![CDATA[ I'm wondering whether there is a processor that supports both EPT and TXT because I wanna build an efficient VMM with measurement.<br /><br />Thanks. ]]></description>
      <link>http://software.intel.com/en-us/forums/virtualization-software-development/topic/69500/</link>
      <pubDate>Thu, 29 Oct 2009 02:06:56 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/virtualization-software-development/topic/69500/</guid>
      <category>Virtualization</category>
      <category>ISN General</category>
    </item>
    <item>
      <title>Q8400 + DG31PR Virtualization Support</title>
      <description><![CDATA[ The Q8400 processor has VT built-in. The DG31PR motherboard has VT enabled in the bios.<br /><br />But when I "cat /proc/cpuinfo" no vmx flag shows up.<br /><br />??? ]]></description>
      <link>http://software.intel.com/en-us/forums/virtualization-software-development/topic/69466/</link>
      <pubDate>Wed, 28 Oct 2009 06:57:21 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/virtualization-software-development/topic/69466/</guid>
      <category>Virtualization</category>
      <category>ISN General</category>
    </item>
    <item>
      <title>values of genral purpose registers </title>
      <description><![CDATA[ hi my friends<br />when transitioning from a VM to the VMM, where are values of genral purpose registers  stored ?<br />sincerely u ]]></description>
      <link>http://software.intel.com/en-us/forums/virtualization-software-development/topic/68920/</link>
      <pubDate>Thu, 08 Oct 2009 08:11:06 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/virtualization-software-development/topic/68920/</guid>
      <category>Virtualization</category>
      <category>ISN General</category>
    </item>
    <item>
      <title>Question about sysenter/sysexit</title>
      <description><![CDATA[ Hi; in (<a target="_blank" href="http://www.intel.com/technology/itj/2006/v10i3/1-hardware/3-software.htm">http://www.intel.com/technology/itj/...3-software.htm</a> ) it's declared that <br />Executions of SYSENTER by a guest application cause transitions to the VMM and not to the guest OS. The VMM must emulate every guest execution of SYSENTER.<br />It means that execution of sysenter instruction cause a VM Exit and transfer control to VMM to handle guest's system calls. Please say me how VMM handles guest's system calls? <br />Dose VMM uses guest system calls handler routines to handle guest's system calls?<br /> ]]></description>
      <link>http://software.intel.com/en-us/forums/virtualization-software-development/topic/68917/</link>
      <pubDate>Thu, 08 Oct 2009 07:51:36 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/virtualization-software-development/topic/68917/</guid>
      <category>Virtualization</category>
      <category>ISN General</category>
    </item>
    <item>
      <title>best virtualization software over i7</title>
      <description><![CDATA[ Hello<br /> <br /> I'am wondering if intel has a performance studdies about virtualization technologies and performance over i7 (kvm,xen, sun xvm, vmware, etc) and where can I find that?<br /><br />thanks<br />best regards.<br /> ]]></description>
      <link>http://software.intel.com/en-us/forums/virtualization-software-development/topic/68881/</link>
      <pubDate>Wed, 07 Oct 2009 04:49:20 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/virtualization-software-development/topic/68881/</guid>
      <category>Virtualization</category>
      <category>ISN General</category>
    </item>
    <item>
      <title>Virtual 8086 mode guest</title>
      <description><![CDATA[ Hi,<br /><br />I have a system running Core i7 920 with VT enabled in the BIOS. I am trying to write<br />a simple hypervisor which sets up a context for a guest in Virtual 8086 mode. However,<br />when I set the VM bit (for Virtual 8086 mode) in the VMCS RFLAGS register and launch<br />the guest ( value of RFLAGS I am using is 0x0000000000020002) , the system seems to <br />be frozen (probably a VMX abort?).  I dont have access<br />to a hardware debugger and hence cannot be sure whether it is a VMX abort or what<br />the abort code is.<br /><br />However, I have success in launching a 32-bit protected mode guest with paging and <br />am even able to communicate with the hypervisor using VMCALLs from the 32-bit guest. <br />So, I am inclined to think that it is not failing due to a VMX abort when launching the<br />V86 guest. <br /><br />I have even tried to launch a 32-bit guest and within that have setup a<br />V86 stack frame and tried to do a IRET to that with EFLAGS VM set. That also has<br />the same effect in the system being frozen when IRET executes. I am not sure <br />what I am missing in setting up a V86 guest. Any help will be greatly appreciated.<br /><br />Thanks in advance!<br /> ]]></description>
      <link>http://software.intel.com/en-us/forums/virtualization-software-development/topic/68670/</link>
      <pubDate>Mon, 28 Sep 2009 10:56:33 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/virtualization-software-development/topic/68670/</guid>
      <category>Virtualization</category>
      <category>ISN General</category>
    </item>
    <item>
      <title>Fraudulent Chip Descriptions</title>
      <description><![CDATA[ Some chips are labeled as having virtualization support when they do not.  Consumers are getting duped into buying computers that can not meet their needs.  I just bought a laptop (HP Pavilion dv7-7217us) convinced I could use KVM based virtual machines since its P7550 processor was clearly labeled as supporting virtualization.<br /><br />http://ark.intel.com/Product.aspx?id=42014<br /><br />(There are other threads with similar grumbles.)  <br />Do we need to complaing to the Federal Trade Commissioin and other consumer fraud protection agencies?<br /><br />Is Intel prepared to help with products bought under false representations?<br /> ]]></description>
      <link>http://software.intel.com/en-us/forums/virtualization-software-development/topic/68640/</link>
      <pubDate>Sat, 26 Sep 2009 12:46:23 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/virtualization-software-development/topic/68640/</guid>
      <category>Virtualization</category>
      <category>ISN General</category>
    </item>
    <item>
      <title>Incorrect data update in ARK regarding PCNs adding VT support?</title>
      <description><![CDATA[ Intel added VT to the Q8300, E7400, E7500, E5300, and E5400 CPUs in two PCNs.<br />After PCN number 109337 adding VT support to tray processors was issued, ARK was correctly updated to add the new processors and to correctly indicate that they have VT.<br />Months later, PCN number 109359 was issued to add VT support to boxed processors. This time, when ARK was updated to add the new processors, it was incorrectly specified that the new boxed processors lack VT, which I suspect have VT.<br />This also confused the http://ark.intel.com/VTList.aspx too.<br /> ]]></description>
      <link>http://software.intel.com/en-us/forums/virtualization-software-development/topic/68482/</link>
      <pubDate>Sat, 19 Sep 2009 19:45:29 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/virtualization-software-development/topic/68482/</guid>
      <category>Virtualization</category>
      <category>ISN General</category>
    </item>
    <item>
      <title>Possible error in SDM 3A</title>
      <description><![CDATA[ Suddenly found a little error in manual.<br /><br />http://www.intel.com/Assets/PDF/manual/253668.pdf<br />Order Number:  253668-031US <br />June 2009<br /><br />Page 4-34:<br />• U/S (bit2).<br />If a supervisor-mode (CPL&lt; 3) access caused the page-fault exception, this flag is 1; it is 0 if a user-mode (CPL= 3) access did so. This bit describes the acces<br />causing the page-fault exception, not the access rights specified by paging.<br />---------------------<br />Right way should be like this, afaik:<br />• U/S (bit2).<br />If a supervisor-mode (CPL&lt; 3) access caused the page-fault exception, this flag is 0; it is 1 if a user-mode (CPL= 3) access did so. This bit describes the acces<br />causing the page-fault exception, not the access rights specified by paging.<br /> ]]></description>
      <link>http://software.intel.com/en-us/forums/virtualization-software-development/topic/68383/</link>
      <pubDate>Tue, 15 Sep 2009 13:59:44 -0700</pubDate>
      <guid isPermaLink="true">http://software.intel.com/en-us/forums/virtualization-software-development/topic/68383/</guid>
      <category>Virtualization</category>
      <category>ISN General</category>
    </item>
  </channel></rss>