All Articles Tagged NUMA Select a Module Knowledgebase Forums Videos Blogs Contests Select a Community Software Products General Mobility Parallel Programming Open Source Virtualization What If Experimental Software ISN General Intel® Cluster Ready Financial Services Industry Tools Pentium Itanium Xeon Intel® AppUp(SM) Developer Community Visual Computing ISC General Intel Software Network communities Academic Developer Training MID Software College Home Intel SW Partner program Events Intel® Software Development Products Home Intel C++ Tool Suite for MIDs Intel® TBB Intel® AVX Intel® Graphics Performance Analyzers Knowledge Base Intel C++ Compiler and Performance Library for QNX* Neutrino* RTOS Knowledge Base Intel® C++ Compiler for Linux* Knowledge Base Intel® C++ Compiler for Mac OS X* Knowledge Base Intel® C++ Compiler for Windows* Knowledge Base Intel® Software Development Tool Suites for Intel® Atom™ Processor Knowledge Base Intel® Cluster Checker Knowledge Base Intel® Cluster Ready Knowledge Base Intel® Cluster Toolkit for Linux* Knowledge Base Intel® Cluster Toolkit for Windows* Knowledge Base Intel® Fortran Compiler for Linux* Knowledge Base Intel® Fortran Compiler for Mac OS X* Knowledge Base Intel® Integrated Performance Primitives Knowledge Base Intel® License Manager for FLEXlm* Knowledge Base Intel® Math Kernel Library Knowledge Base Intel® MPI Library for Linux* Knowledge Base Intel® MPI Library for Windows* Knowledge Base Intel® Parallel Amplifier Knowledge Base Intel® Parallel Composer Knowledge Base Intel® Parallel Inspector Knowledge Base Intel® Software Development Products Registration Center Knowledge Base Intel® Thread Checker for Linux* Knowledge Base Intel® Thread Checker for Windows* Knowledge Base Intel® Thread Profiler for Windows* Knowledge Base Intel® Threading Building Blocks Knowledge Base Intel® Trace Analyzer and Collector for Linux* Knowledge Base Intel® Trace Analyzer and Collector for Windows* Knowledge Base Intel® Visual Fortran Compiler for Windows* Knowledge Base Intel® VTune™ Performance Analyzer for Linux* Knowledge Base Intel® VTune™ Performance Analyzer for Windows* Knowledge Base Intel® Graphics Performance Analyzers (Intel® GPA) Intel® Software Network TV Intel Software Network communities Software News Code & Downloads Game Development ISN Home Page with ISN TV Player Artist Media Intel’s Ct Technology Beta Knowledge Base ESDC2010 Intel® Learning Lab Intel® Parallel Advisor Knowledge Base Intel® Array Building Blocks Knowledge Base Intel® Cloud Builder DPD Redesign Test Page DPD Redesign Test Page 2 Manageability and Security Intel® VTune™ Amplifier XE Knowledge Base Intel® Inspector XE Knowledge Base Art, Music, & Animation Power Efficiency Intel® vPro™ Developer Community WebOps Visual Computing Source Resources For Software Developers Android* Developers Ultrabook Server Developer Community Software Business Network
NUMA Analysis [Forums] I'm trying to understand how local / remote (is that the correct term for memory on the bus near a CPU vs. on the bus near the other CPU) accesses are affecting the performance of my application. ... Posted: 2011-06-21 12:04:05NUMA , vtune Characterizing Manycore Memory Access [Forums] (cross-posted from my blog post on the Intel Software Blog):Memory access characteristics in manycore NUMA systems are not always obvious to the programmer. A process may see widely varying latency and... Posted: 2010-10-26 12:20:23Many Core Testing Lab , Memory Access , NUMA How to get distance (hops) between NUMA nodes? [Forums] Hi!
I'm working on a memory allocator that should be optimized for use on NUMA architectures. It tries to take memory from the node where the current thread resides, and if it can't find there,... Posted: 2010-01-22 05:33:41memory , NUMA , optimization Intel(R) MKL NUMA Notes [Knowledgebase] Introduction:
The traditional SMP memory subsystem treated all memory accesses from any processor the same. In an effort to speed up some transactions, NUMA (Non-Uniform Memory Access) splits up the... Posted: 2010-02-14 11:30:00 by Gregory Henry (Intel) Math Kernal Libraries , NUMA Application's threads layout -- optimal binding of threads to CPUs (cores) [Forums] I'm looking for general rules of how threads should be assigned (affinitized) to processing units. Even that I can't use any scientific background, I think I can safely state, that when a high performance,... Posted: 2009-09-23 01:59:26Affinity-mask , cache , multi core , NUMA