Advanced
Element wise alignment requirements for data accesses to be ABI-compliant on the Intel® MIC Architecture
Unlike the IA-32 and Intel® 64 architectures, the Intel® MIC Architecture requires all data accesses to be properly aligned according to their size, otherwise the program may behave unpredictably.
Webinar: Improving Intel® MPI Library Performance with Automatic Tuning and the Intel® Trace Analyzer and Collector
The Intel® MPI Library includes two utilities for improving MPI performance. The Automatic Tuning utility allows you to tune runtime parameters to match your system and applications. The Intel® Trace Analyzer and Collector allows you to instrument and profile your MPI programs to improve parallelism. In this webinar, I will show you how to use both of these tools to improve your applications’ performance.
2012年透明计算与平台创新技术研讨会
为了更好地促进高校、研究机构以及产业界了解透明计算与云计算领域的最新技术趋势，积极促进国内产学研用的有效结合，努力实现核心技术的自主创新和应用，中南大学和英特尔公司于2012年10月18-19日联合举办“2012透明计算与平台技术创新研讨会”。本届研讨会作为“产、学、研、用”各界进行技术和业务交流的平台，特邀国内外高校专家、院士、英特尔及其它业界技术专家等作为演讲嘉宾，深入交流透明计算与云计算等平台的最新技术及应用成果。
Tour de Blocks: Preview the Benefits of Parallel JavaScript* Technology by Intel Labs
Description
Tour de Blocks is a browser-based game developed by Intel Labs that allows you to preview the benefits of Parallel JavaScript* technology. The game is built using the River Trail prototype implementation of the technology available on GitHub.com.
Pages
