Intel

Intel ® Software Network

Intel Software TV

Easy Ways to Solve Parallel Performance Challenges - Seg3of3

  • Segment 2 of 3
  • August 24, 2011
  • John Mchugh (Intel)
  • Download

Segment 3 of 3 - New innovations bring new challenges. For many C/C++ developers, introducing parallelism means spending hours tuning an application for multicore performance. Learn techniques with a new performance tuning profiler found in Intel®

Expand Description Collapse Description
Segment 3 of 3 - New innovations bring new challenges. For many C/C++ developers, introducing parallelism means spending hours tuning an application for multicore performance. Learn techniques with a new performance tuning profiler found in Intel® Parallel Studio and quickly identify performance issues. Using application source code, Intel parallelism expert Gary Carleton demonstrates how developers can quickly solve the three most common performance issues: (1) bottlenecks, (2) locks and waits, and (3) amount and locations of threads. Windows* developers now have a tool that brings new levels of transparency for quickly and accurately tuning threaded applications for optimal performance. Recommended companion technical webinar: The Good, the Bad, and the Ugly: Improve Parallel Application Quality and Performance.

Leave a Comment

To obtain technical support, please go to Software Support

Date Added | Popularity
Date Series Author
November 8, 2011 Using Intel VTune Amplifier XE to Tune Software on the 2nd Generation Intel Core Processor Family
  • 1
    This video explains the tuning methodology we recommend for using Intel VTune Amplifier XE to tune software on Intel Microarchitecture Codename Sandy Bridge.
  • 2
    This video walks you through using the new Intel VTune Amplifier XE interface and analysis features for Intel Microarchitecture Codename Sandy Bridge.
Shannon Cepeda (Intel)
August 24, 2011 Gaming Architecture: Why Parallelism is Important
  • 1
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
  • 2
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
  • 3
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
  • 4
    ask and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avail
  • 5
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
  • 6
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
  • 7
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
Jerry Makare (Intel)
August 24, 2011 Suddenly All Computing is Parallel: Seizing Opportunity Amid the Clamor
  • 1
    Michael Wrinn\'s Keynote from SIGCSE 2010. The shift in computing hardware to parallel systems is well underway. Sequential chips are no longer designed, and the proud era of von Neumann architecture passes into history. Foundational change of t
  • 2
    hael Wrinn's Keynote form SIGCSE 2010. The shift in computing hardware to parallel systems is well underway. Sequential chips are no longer designed, and the proud era of von Neumann architecture passes into history. Foundational change of this
  • 3
    Michael Wrinn's keynote from SIGCSE 2010. The shift in computing hardware to parallel systems is well underway. Sequential chips are no longer designed, and the proud era of von Neumann architecture passes into history. Foundational change of th
  • 4
    Michael Wrinn's keynote from SIGCSE 2010. The shift in computing hardware to parallel systems is well underway. Sequential chips are no longer designed, and the proud era of von Neumann architecture passes into history. Foundational change of th
Jerry Makare (Intel)
1-3 of 3