Intel

Intel ® Software Network

Language:
English

Intel Software TV

Parallel Programming

Home › Software TV

Module 3. Programming with OpenMP (pt.2)

  • Segment 5 of 6
  • August 24, 2011
  • Paul Steinberg (Intel)
  • Download

Module 3 of the 3 part series, Three Things You must Teach about Parallel Programming. In this module, Dr. Clay Breshears of the Intel Academic Community discusses OpenMP as an implementation model for parallelism. mod.3 pt.2

Expand Description Collapse Description

Three Things You must Teach about Parallel Programming: Module 3. Programming with OpenMP (pt.2)

Module 3 of a 3 part series on introducing parallelism to undergraduates. In this module, Dr. Clay Breshears of the Intel Academic Community teaches a brief introduction to OpenMP.
At the end of this module you should be able to:

  • Define what OpenMP is
  • Describe the five major componenrts of the OpenMP Architecture
  • Describe the OpenMP programming model and explain the importance of fork-join parallelism
  • Demonstrate use and execution of the “for” work-sharing pragma
  • Explaint the OpenMP data environemnt in terms of the shared memeory module (and exceptions)
  • Show format of critical pragma and give an example on why naming critical regions would be useful
  • Demonstrate format and usage of OpenMP reduction clause
  • list the legal operators for C/C++ and their associated initial values
    Also included are two exercises using Open MP to add paralelization to a computation pi by numerical integration.

(Module 3 contains 2 videos. This is Video 2)

Leave a Comment

To obtain technical support, please go to Software Support

Date Added | Popularity
Date Series Author
November 8, 2011 Using Intel VTune Amplifier XE to Tune Software on the 2nd Generation Intel Core Processor Family
  • 1
    This video explains the tuning methodology we recommend for using Intel VTune Amplifier XE to tune software on Intel Microarchitecture Codename Sandy Bridge.
  • 2
    This video walks you through using the new Intel VTune Amplifier XE interface and analysis features for Intel Microarchitecture Codename Sandy Bridge.
 Shannon Cepeda (Intel)
August 24, 2011 Gaming Architecture: Why Parallelism is Important
  • 1
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
  • 2
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
  • 3
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
  • 4
    ask and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avail
  • 5
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
  • 6
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
  • 7
    Task and domain decompositions are two basic and powerful approaches of exploiting parallelism in a given problem. An effective decomposition requires careful partitioning of tasks and data, and a balanced mapping of these partitions across the avai
 Jerry Makare (Intel)
August 24, 2011 Suddenly All Computing is Parallel: Seizing Opportunity Amid the Clamor
  • 1
    Michael Wrinn\'s Keynote from SIGCSE 2010. The shift in computing hardware to parallel systems is well underway. Sequential chips are no longer designed, and the proud era of von Neumann architecture passes into history. Foundational change of t
  • 2
    hael Wrinn's Keynote form SIGCSE 2010. The shift in computing hardware to parallel systems is well underway. Sequential chips are no longer designed, and the proud era of von Neumann architecture passes into history. Foundational change of this
  • 3
    Michael Wrinn's keynote from SIGCSE 2010. The shift in computing hardware to parallel systems is well underway. Sequential chips are no longer designed, and the proud era of von Neumann architecture passes into history. Foundational change of th
  • 4
    Michael Wrinn's keynote from SIGCSE 2010. The shift in computing hardware to parallel systems is well underway. Sequential chips are no longer designed, and the proud era of von Neumann architecture passes into history. Foundational change of th
 Jerry Makare (Intel)
1-3 of 3

© Intel Corporation