Computação de cluster
HTML5标准与性能之三：ParallelArray
前面两篇文章分别介绍了WebWorkers和Typed Array，下面我们来介绍一下另一个针对性能的JS API：ParallelArray。
Enabling Connectionless DAPL UD in the Intel® MPI Library
What is DAPL UD?
Traditional InfiniBand* support involves MPI message transfer over the Reliable Connection (RC) protocol. While RC is long-standing and rich in functionality, it does have certain drawbacks: since it requires that each pair of processes setup a one-to-one connection at the start of the execution, memory consumption could (at the worst case) grow linearly as more MPI ranks are added and the number of pair connections grows.
IDC White Paper: Running Mission-Critical Workloads on Enterprise Linux x86 Servers
This IDC white paper, sponsored by Intel, examines the growth of mission-critical workloads being hosted on x86 servers based on the Intel Xeon E7 series of processors running enterprise Linux operating systems. It looks at the way in which x86 servers are taking on more demanding workloads, including databases and enterprise applications. It also discusses IDC Workloads data that shows the growth of mission-critical business processing workloads on enterprise Linux platforms.
Intel® Xeon® & Xeon® Phi™ Webinar
This two day webinar series introduces you to the world of multicore and manycore computing with Intel® Xeon® processors and Intel® Xeon Phi™ coprocessors.
This page contains replays of 6 sessions covering a variety of topics as listed below:
Using Intel® MPI Library and Intel® Xeon Phi™ coprocessor tips
1. Check prerequisites
- Each host and each Intel® Xeon Phi™ coprocessor should have a unique IP address across a cluster;
- ssh access between host(s) and Intel® Xeon Phi™ coprocessor(s) should be password-less;
- Update the Intel® Manycore Platform Software Stack (Intel® MPSS) to current version;
Controlling Process Placement with the Intel® MPI Library
When running an MPI program, process placement is critical to maximum performance. Many applications can be sufficiently controlled with a simple process placement scheme, while some will require a more complex approach. The Intel® MPI Library offers multiple options for controlling process placement within the Hydra process manager.
Intel® Xeon Phi™ Coprocessor February Developer Webinar Q&A Responses
Response to our February session of the Intel® Xeon® and Xeon® Phi™ Introduction to High Performance Application Development for Multicore and Manycore-Live webinar was gratifying and overwhelming, but finally we worked through all of your questions. Some of the questions required a context we lost with the transcript and some were only partially formed, or of special interest, or duplicates. We gathered together all the questions of general interest from the webinar and farmed them out to our experts for more complete answers. We'll assembled that list and sorted it by
Intel® Trace Analyzer and Collector Guides
This is currently a placeholder for Intel® Trace Analyzer and Collector usage guides. Until articles are added, please visit the Intel® Trace Analyzer and Collector product page. You can also view the documentation.
Páginas
