the "Knights Corner Instruction Set Reference Manual" I see that there
are 32 vector registers where the x64 instruction set has only 16. The V
register field and the R register field in the MVEX prefix are extended
with an extra bit (V', R') to code the extra registers. But the B and X
fields are not extended. How do you code register zmm16 - zmm31 in an
instruction with three or more register operands? Is this impossible, or
are you using some other bits, like the pp bits which are mostly unused
anyway or the unused bit to the left of the pp bits? Maybe you are using the X bit, which is not needed anyway if there is no memory operand, to extend the B bits. Then the only limitation would be that registers zmm16 - zmm31 cannot be used with VSIB addressing. Are the extra bits inverted?
I would like to update my disassembler (named "objconv") to cover this instruction set so I need this info.