Coarse Pixel Shading

By Karthik Vaidyanathan, Komono Kohei

Published:06/11/2014   Last Updated:06/11/2014

Karthik Vaidyanathan1, Marco Salvi1, Robert Toth1, Tim Foley1, Tomas Akenine-Möller1,2, Jim Nilsson1, Jacob Munkberg1, Jon Hasselgren1, Masamichi Sugihara1, Petrik Clarberg1, Tomasz Janczak1, Aaron Lefohn
1Intel Corporation, 2Lund University


We present a novel architecture for flexible control of shading rates in a GPU pipeline, and demonstrate substantially reduced shading costs for various applications. We decouple shading and visibility by restricting and quantizing shading rates to a finite set of screen-aligned grids, leading to simpler and fewer changes to the GPU pipeline compared to alternative approaches. Our architecture introduces different mechanisms for programmable control of the shading rate, which enables efficient shading in several scenarios, e.g., rendering for high pixel density displays, foveated rendering, and adaptive shading for motion and defocus blur. We also support shading at multiple rates in a single pass, which allows the user to compute different shading terms at rates better matching their frequency content.

Read the preprint: Coarse Pixel Shading [PDF 24.5 MB]

Citation: To appear at High Performance Graphics 2014

Additional Resources

View all Rendering Research publications

Product and Performance Information


Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804