Deferred Rendering for Current and Future Rendering Pipelines

By Andrew Lauritzen,

Published:03/21/2012

This sample demonstrates a number of deferred rendering techniques including conventional deferred shading, deferred lighting and tile-based deferred shading. Tile-based deferred shading is implemented in Microsoft DirectX* 11 Compute Shader and achieves high performance even with many lights by amortizing the light culling overhead over screen tiles as well as grouping lights to avoid wasting memory bandwidth. Multisample anti-aliasing (MSAA) is fully supported for all techniques. The tile-based techniques in particular use efficient user-space scheduling to apply per-sample shading to only the edge pixels that require it.

Citation: Andrew Lauritzen, Deferred Rendering for Current and Future Rendering Pipelines, Beyond Programmable Shading, SIGGRAPH 2010, July 2010.

Videos and Screenshots


Screenshot 1 


Screenshot 2

Article presented at SIGGRAPH 2010 demonstrates a number of deferred rendering techniques including conventional deferred shading, deferred lighting and tile-based deferred shading.

Resources

Resources for Game Developers

View all Rendering Research publications

Downloads
View PDF: Deferred Rendering for Current and Future Rendering Pipelines
Deferred Shading (40MB, ZIP)

 

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804