This article and the sample code project were written by Marc Fauconneau Dufresne at Intel Corp.
This update adds support for RGBA ASTC compression.
This update adds high-quality ETC1 and ASTC compression to the fast ISPC texture compression sample. For ASTC compression we only support RGB 2D LDR inputs for now. Block sizes up to 8x8 are supported (not 10x5 and 10x6). SIMD instruction sets are exploited using the Intel SPMD Compiler. The following graph shows the performance/quality tradeoff offered compared to astcenc on the Kodak dataset with 6x6 blocks. Quality similar to astcenc's "fast" preset is achieved, but 44 times faster.
Figure 1 - Performance and quality vs. astcenc. Note the x-axis is using a logarithmic scale.
This sample extends our state of the art BC7 Texture compressor with BC6H (DX11 HDR texture format) support. We use a similar approach to quick partition filtering, selection and refinement, along with an effective search strategy to take advantage of the B6CH endpoint transform. SIMD instruction sets are exploited using the Intel SPMD Compiler. Various quality/performance trade-offs are offered.
Figure 2 – ISPC Texture Compressor Update - 5/13/14
This sample demonstrates a state of the art BC7 (DX11) Texture compressor. BC7 partitioning decisions are narrowed down in multiple stages. Final candidates are optimized using iterative endpoint refinement. All BC7 modes are supported. SIMD instruction sets are exploited using the Intel SPMD Compiler. Various quality/performance trade-offs are offered.
Figure 3 - Original ISPC Texture Compressor - 11/5/13
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804