Intel® MPI Library for Linux OS* is a high-performance interconnect-independent multi-fabric library implementation of the industry-standard Message Passing Interface, v3.1 (MPI-3.1).
To receive technical support and updates, you need to register your product copy. See Technical Support below.
This release of the Intel(R) MPI Library supports the following major features:
mpiicc, etc.), include files and modules, static (
.a) libraries, debug libraries, and test codes.
You can redistribute the library under conditions specified in the License.
Added performance optimizations for Intel® Xeon® Platinum 9200 (formerly Cascade Lake-AP).
I_MPI_ROOTpath for bash shell.
-hosts-groupoption to set node ranges using square brackets, commas, and dashes (for example, nodeA[01-05],nodeB).
shmperformance with collective operations (
I_MPI_OFA_TRANSLATION_CACHEare now disabled by default.
dash) shell support in compiler wrapper scripts and
pvfs2ADIO driver is disabled.
mpivars.shsourced from another script with no explicit parameters, it will inherit parent script options and may process matching ones.
--cpus-per-taskin combination with Hydra option
-bootstrap=slurmleads to the incorrect pinning.
I_MPI_PIN_RESPECT_CPUSET=disablemay fix this issue.
I_MPI_HYDRA_TOPOLIB=iplto overcome the problem.
–genvexcloption or a combination of
–genvalloptions may cause a crash. Please use the
–genvallor edit your run script to exclude variables listed for
I_MPI_ADJUST_ALLREDUCE=0, please use the updated tuning configuration file.
Starting from Intel® MPI Library 2019, the deprecated obsolete symbolic links and directory structure have finally been removed. If your application still depends on the old directory structure and file names, you can restore them using the script.
-bindingcommand line option and a machine file parameter.
(installation issues may occur with operating systems that are not released at the date of the current Intel MPI Library release)
When installing the Intel® MPI Library on all the nodes of your cluster without using a shared file system, you need to establish passwordless SSH connection between the cluster nodes. This process is described in detail in the Intel® Parallel Studio XE Installation Guide (see section 2.1).
No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.
Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.
This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest forecast, schedule, specifications and roadmaps.
The products and services described may contain defects or errors known as errata which may cause deviations from published specifications. Current characterized errata are available on request.
Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer.
Intel, the Intel logo, VTune, Xeon, and Xeon Phi are trademarks of Intel Corporation in the U.S. and/or other countries.
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804
* Other names and brands may be claimed as the property of others.
Copyright 2003-2019 Intel Corporation.
This software and the related documents are Intel copyrighted materials, and your use of them is governed by the express license under which they were provided to you (License). Unless the License provides otherwise, you may not use, modify, copy, publish, distribute, disclose or transmit this software or the related documents without Intel's prior written permission.
This software and the related documents are provided as is, with no express or implied warranties, other than those that are expressly stated in the License.
Every purchase of an Intel® Software Development Product includes a year of support services, which provides Priority Support at our Online Service Center web site.
In order to get support you need to register your product in the Intel® Registration Center. If your product is not registered, you will not receive Priority Support.
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserverd for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804