Dr. Sanzio Bassini, Dr. PhD Carlo Cavazzoni
CINECA is a nonprofit Consortium, made up of Italian universities and Institutions - it hosts one of the largest public Italian computing centres, with EMEA and worldwide visibility and influence. CINECA has high expertise in parallel codes and in application areas such as e.g. material modelling codes. In the initial project, the parallelization of codes like Quantum Espresso as well as SPECFEM3D are the target.
Quantum ESPRESSO is an integrated suite of computer codes for electronic-structure calculations and materials modelling, based on density-functional theory, plane waves, and pseudo potentials Quantum ESPRESSO is coordinated by the Quantum ESPRESSO Foundation of which the CINECA National Supercomputing Centre (Bologna) is a member. Quantum ESPRESSO has a growing world-wide user community in academic and industrial research. Its intensive use of dense mathematical routines makes it an ideal candidate for many-core architectures, such as the Intel® Xeon Phi™ coprocessor.
SPECFEM3D_Cartesian simulates wave propagation. It can model seismic waves propagating in sedimentary basins or any other regional geological model following earthquakes. It can also be used for non-destructive testing or for ocean acoustics.
Quote of Dr. Bassini: “The ambition of the scientific community is to develop systems that are in effect “a laboratory in a computer”. Development of application code in a way to exploit the innovation technology process would allowing scientists to continuously varies the parameters and refine the numerical models that lead to real implementation of the public and private scientists ultimate goal. The parallelization of the application codes and numerical models is fundamental for such an entire process and the Intel® Xeon Phi™ coprocessor platform a formidable technology to enable that task.”
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804