Intel® Parallel Computing Center at GSI and FAIR

Published: 02/03/2016, Last Updated: 10/20/2017

Principal Investigator:

Walter Schön has a Ph.D in physics and is working in the field of computer science. He is head of the department for High Performance Computing at GSI/FAIR.


GSI operates a worldwide unique large-scale accelerator facility for heavy ions. In the coming years the new international accelerator facility FAIR, one of the largest research projects worldwide, will be built at GSI. At FAIR an unprecedented variety of experiments will be possible. Scientists from all over the world will be able to gain new insights into the structure of matter and the evolution of the universe from the Big Bang to the present. A large Lustre* file system is used currently as the file system for the compute-clusters of GSI. For FAIR, this file system will be enlarged significantly. At GSI/FAIR, data archiving is handled by the Tivoli* Storage Manager (TSM).

Managing the 100s of PB of data expected from the FAIR experiments will require a HSM copytool that seamlessly integrates into the Lustre HSM framework and TSM storage backends such as tape drives.

For the FAIR project and in general for academic environments and enterprises archiving capabilities of Lustre are of great benefit and importance.

Related Website:

Product and Performance Information


Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804