Dr. Hoon Ryu is Senior Researcher, National Institute of Supercomputing and Networking.
Korea Institute of Science and Technology Information (KISTI) is a national research institute founded to maximize the efficiency of science technology R/D in the Republic of Korea. National Institute of Supercomputing and Networking (NISN), which was originally the Supercomputing Center of KISTI, is a headquarters for High Performance Computing (HPC) R/D and personnel training in the Republic of Korea; it was designated by the National Assembly of the Republic of Korea, who recognized the strong need for HPCs as national infrastructure. As the Intel® Parallel Computing Center(s) (Intel® PCC) in the Republic of Korea, NISN aims to work on a research project with the main purpose of developing parallel iterative normal eigenvalue solvers and poisson PDE solvers that are both highly scalable and optimized in the Intel® Xeon Phi™ architecture. These two solvers are the core modules required to solve Schrödinger and Poisson equations. We therefore eventually plan to build a highly scalable TCAD package that is particularly useful for advanced materials research, which not only makes it possible to keep up with the size-downscaling of logic transistors and optoelectronics, but also initiates novel device designs that were previously unimaginable. Knowledge outcomes obtained from the development process will be summarized as a set of documents and will serve to train in MIC programming via the biannual HPC educational program operated by NISN.
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804