INTRODUCTION AND PURPOSE:
This article endeavors to provide a single point of reference to Power Management blogs, articles and other resources relevant to the Intel® Xeon Phi™ coprocessor.
There are many excellent resources out there on power, power management and tools; this article cannot hope to list them all. An example is “Intel® Developer Zone: Energy Efficient Software Development” (http://software.intel.com/energy-efficient-software). This article instead focuses specifically on Intel Xeon Phi and Intel® MIC architecture.
This is a living document, meaning that it will be updated as more information and resources become available. Please subscribe to this page (see the bottom of this article) to receive notification of updates.
For those of you with a passion for power management, check out the Intel® Xeon Phi™ Coprocessor Software Developer’s. It has state diagrams and other goodies. I recommend sections 2.1.13, “Power Management”, and all of section 3.1, “Power Management (PM)” for your late night reading.
REQUEST: Please post as comments any good power references that you believe are appropriate and will contribute to our community.
The following section contains all of the explicit URLs for the content referenced above.
WRITING ENERGY EFFICIENT SOFTWARE:
PHYSICS AND WHERE IT ALL COMES FROM:
OTHER POWER REFERENCES:
For those of you with a passion for power management, check out the Intel Xeon Phi Coprocessor Software Developer’s Guide. It has state diagrams and other goodies. I recommend sections 2.1.13, “Power Management”, and all of section 3.1, “Power Management (PM)” for your late night reading.
Last update: April 17th, 2014.
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804