Parallelization Using Intel® MPI

Published:08/24/2012   Last Updated:09/02/2014

Compiler Methodology for Intel® MIC Architecture

Parallelization Using Intel® MPI

This chapter covers Intel® MPI.

Overview

The Intel Compilers are compatible with the Intel® MPI library for Intel Architecture including the Intel® Xeon® Phi™ coprocessors. The Message Passing Interface (MPI) is one of many options available for you to parallelize your application (if it is not already using MPI). MPI is a popular form of distributed memory parallelism such as clusters.  We do not cover details on MPI use on Intel® Xeon® Phi™ coprocessors in this document.  This information is covered in separate documents.  We simply provide references here to external documentation.

This article is part of the Intel® Modern Code Developer Community documentation which supports developers in leveraging application performance in code through a systematic step-by-step optimization framework methodology. This article addresses: multi-node parallelization.

 

Using Intel® MPI with the Intel Compilers

Please refer to these articles for information on Intel MPI support:

Complete information on Intel MPI can be found here: http://software.intel.com/en-us/intel-mpi-library/

Take Aways

The Intel Compilers are compatible with Intel® MPI.  Information on using MPI applications with the Intel compiler is covered outside of this compiler documentation. 

NEXT STEPS

It is essential that you read this guide from start to finish using the built-in hyperlinks to guide you along a path to a successful port and tuning of your application(s) on Intel® Xeon® Phi™ architecture.  The paths provided in this guide reflect the steps necessary to get best application performance on Xeon Phi architecture.

BACK to the chapter Efficient Parallelization

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804