Michael joined the Graphics Processing Research team (formerly known as the Advanced Rendering Technology team) at Intel in August 2017. He received a bachelor and PhD in computer science at Trinity College Dublin. His doctoral studies focused on fixed-function hardware for ray-tracing and bounding volume hierarchy (BVH) construction. After receiving his PhD, Michael completed a postdoctoral position at Trinity College Dublin, where he developed FPGA prototypes for visualization and ray-tracing applications. His research interests are in real-time ray-tracing, graphics hardware architecture, and reconfigurable hardware design.
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserverd for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804