Theory and Analysis of Higher-Order Motion Blur Rasterization

Published:07/17/2013   Last Updated:07/17/2013

By Carl Johan Gribel1, Jacob Munkberg2, Jon Hasselgren2, Tomas Akenine-Moller1,2
Lund University1, Intel Corporation2

A common assumption in motion blur rendering is that the triangle vertices move in straight lines. In this paper, we focus on scenarios where this assumption is no longer valid, such as motion due to fast rotation and other non-linear characteristics. To that end, we present a higher-order representation of vertex motion based on Bezier curves, which allows for more complex motion paths, and ´we derive the necessary mathematics for these. In addition, we extend previous work to handle higher-order motion by developing a new tile vs. triangle overlap test. We find that our tile-based rasterizer outperforms all other methods in terms of sample test efficiency, and that our generalization of an interval-based rasterizer is often fastest in terms of wall clock rendering time. In addition, we use our tile test to improve rasterization performance by up to a factor 5 for semi-analytical motion blur rendering.

Read the preprint paper: Theory and Analysis of Higher-Order Motion Blur Rasterization [PDF 13.1 MB]

Citation: Carl Johan Gribel, Jacob Munkberg, Jon Hasselgren, Tomas Akenine-Moller, Theory and Analysis of Higher-Order Motion Blur Rasterization, Journal of Computer Graphics Techniques, to appear in High Performance Graphics, 2013.

Additional Resources

View all Rendering Research publications

Product and Performance Information


Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804