The uncore performance monitoring units (uncore PMUs) provide many useful information like memory controller traffic, traffic between sockets/processor packages, energy related metrics in the uncore (sleep states for Intel® Quick Path Interconnect links or DRAM sleep states for example). These metrics can be used in tools for system and platform analysis.
The documentation for uncore performance monitoring units for various Intel processors is distributed over different documents. In this blog I will try to summarize the links to the corresponding documents that should help searching for the correct document.
|Intel® Core™||various||memory traffic, last level cache (CBO) events in SDM (chapter 18 Performance Monitoring)|
|Intel® Xeon® Scalable Processor||
Skylake-SP and Cascadelake-SP
|this uncore PMU guide|
|Intel® Xeon® E5 and E7 v4 series||Broadwell-EP and Broadwell-EX||this uncore PMU guide|
|Intel® Xeon® D-1500 series||Broadwell-DE||this uncore PMU guide|
|Intel® Xeon® E5 and E7 v3 series||Haswell-EP and Haswell-EX||this uncore PMU guide|
|Intel® Xeon® E5 v2 and E7 v2 series||Ivybridge-EP and Ivybridge-EX||this uncore PMU guide|
|Intel® Xeon® E7 series||Westmere-EX||this uncore PMU guide|
|Intel® Xeon® E5 series||SandyBridge-EP (Jaketown)||this uncore PMU guide|
|Intel® Xeon® 7500 series||Nehalem-EX||this uncore PMU guide|
I hope this summary can help you.
Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.
Notice revision #20110804