Developer Guide and Reference

Contents

_mm256_mul_epi32

Multiplies two vectors with packed doubleword signed integer values. The corresponding Intel® AVX2 instruction is
VPMULDQ
.

Syntax

extern __m256i _mm256_mul_epi32(__m256i s1, __m256i s2);
Arguments
s1
integer source vector used for the operation
s2
integer source vector used for the operation
Description
Multiplies the value of packed signed doubleword integer in source vector
s1
by the value in source vector
s2
and stores the result in the destination vector.
When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).
Returns
Result of the multiplication operation.

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804