• Intel® Graphics Performance Analyzers 2019 R4
  • 12/20/2019
  • Public Content
Contents

Set 8

All Data Port 0 Reads from L3
The subslice 0 Data Port reads from L3 cache.
All Data Port 0 Writes to L3
The subslice 0 Data Port writes to L3 cache.
Data Port 0 to L3 Data Reads
The subslice 0 Data Port data and constant reads from L3 cache.
Data Port 0 to L3 Data Writes
The subslice 0 Data Port data writes to L3 cache.
EU to Data Port 0 Reads 128
The subslice 0 EU data reads from Data Port with 128B per message.
EU to Data Port 0 Reads 256
The subslice 0 EU data reads from Data Port with 256B per message.
EU to Data Port 0 Reads 32
The subslice 0 EU data reads from Data Port with 32B per message.
EU to Data Port 0 Reads 64
The subslice 0 EU data reads from Data Port with 64B per message.
EuBytesReadPerCacheLine
Average EU bytes read per L3 cache line.
EuDataReadsPerCacheLine
Coalescing ratio of EU read requests to L3 cache lines.
 

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804