• 07/14/2017
  • Public Content

Serial Peripheral Interface (SPI) Specifications

A 25-MHz SPI bus (SPI_1) is available on the J6 connector with three slave selects and another 25-MHz SPI bus (SPI_0) with two slave selects on the J7 connector. The bus speed is 25 MHz in master mode and 16.67 MHz in slave mode. In a single-frame transfer, the SoC supports all four possible combinations for the serial clock phase and polarity. In multiple frame transfer, the Intel® Joule™ module supports only a clock phase setting of 1.
See also: SPI Serial Peripheral in the Expansion Board Design Guide, and SPI Interface in the Expansion Board Hardware Guide.

Product and Performance Information


Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804