• 07/14/2017
  • Public Content
Contents

Win10 for IoT Pinmapping for the Expansion Board

Pinmapping for the breakout connectors can be found in Module Board-to-Board Connector Pinout. The tables below provides the pin assignment, signal name, and description for the signals on the breakout connectors J12 and J13.
These signals are mapped by various operating systems in different ways, and that mapping can be redefined by software methods.
Expansion Board Connector J12
Expansion Board Pin Number
Win10 IoT Function
Net Name at Breakout
Module Pin Number
J12.1
Not mapped
GPIO_22_LS
J2.94
J12.2
SPI1 MISO
SPI_1_MISO_LS
J2.63
J12.3
Not mapped
PMIC_RESET_N_LS
J2.13
J12.4
SPI1 MOSI
SPI_1_MOSI_LS
J2.51
J12.5
Not mapped
CLK_192PM_LS
J2.71
J12.6
SPI1 FS0
SPI_1_FS0_LS
J2.55
J12.7
UART0 TXD
UART_0_TXD_LS
J2.93
J12.8
SPI1 FS2
SPI_1_FS2_LS
J2.14
J12.9
Reserved
PMIC_PWRGOOD_LS
J2.33
J12.10
SPI1 CLK
SPI_1_CLK_LS
J2.53
J12.11
I2C0 SDA
I2C_0_SDA_LS
J2.95
J12.12
Not mapped
I2S_1_RXD_LS
J2.47
J12.13
I2C0 SCL
I2C_0_SCL_LS
J2.57
J12.14
Not mapped
I2S_1_TXD_LS
J2.49
J12.15
I2C3 SDA
ISH_I2C_0_SDA_LS
J2.18
J12.16
Not mapped
I2S_1_FS_LS
J2.45
J12.17
I2C3 SCL
ISH_I2C_0_SCL_LS
J2.16
J12.18
Not mapped
I2S_1_CLK_LS
J2.39
J12.19
I2C4 SDA
ISH_I2C_1_SDA_LS
J2.23
J12.20
Not mapped
CODEC_MCLK_LS
J2.43
J12.21
I2C4 SCL
ISH_I2C_1_SCL_LS
J2.21
J12.22
UART1 TXD
UART_1_TXD_LS
J2.28
J12.23
GPIO Pin 6
ISH_GPIO_6_LS
J2.31
J12.24
UART1 RXD
UART_1_RXD_LS
J2.26
J12.25
GPIO Pin 5
ISH_GPIO_5_LS
J2.38
J12.26
PWM 0
PWM_0_ LS
J2.1
J12.27
GPIO Pin 4
ISH_GPIO_4_LS
J2.29
J12.28
PWM 1
PWM_1_LS
J2.3
J12.29
GPIO Pin 3
ISH_GPIO_3_LS
J2.34
J12.30
PWM 2
PWM_2_LS
J2.22
J12.31
GPIO Pin 2
ISH_GPIO_2_LS
J2.32
J12.32
PWM 3
PWM_3_LS
J2.24
J12.33
GPIO Pin 1
ISH_GPIO_1_LS
J2.27
J12.34
VDD1
+VDD1
J2.36
J12.35
GPIO Pin 0
ISH_GPIO_0_LS
J2.25
J12.36
GND
GND
Multiple
J12.37
GND
GND
Multiple
J12.38
GND
GND
Multiple
J12.39
GND
GND
Multiple
J12.40
VDD3
+VDD3
J2.30
Expansion Board Connector J13
Expansion Board Pin Number
Win10 IoT Function
Net Name at Breakout
Module Pin Number
J13.1
GND
GND
Multiple
J13.2
5V
V5P0V
N / A
J13.3
GND
GND
Multiple
J13.4
5V
V5P0V
N / A
J13.5
GND
GND
Multiple
J13.6
3.3V
V3P3V
N / A
J13.7
GND
GND
Multiple
J13.8
3.3V
V3P3V
N / A
J13.9
GND
GND
Multiple
J13.10
1.8V
V1P8V
N / A
J13.11
Not mapped
DISPLAY_0_REST_N_LS
J3.68
J13.12
1.8V
V1P8V
N / A
J13.13
Not mapped
DISPLAY_0_BIAS_EN_LS
J3.64
J13.14
GND
GND
Multiple
J13.15
Not mapped
DISPLAY_0_BKLT_EN_LS
J3.58
J13.16
GPIO Pin 7
FLASH_TORCH_LS
J3.75
J13.17
Not mapped
BLDRW_0_PWM_LS
J3.56
J13.18
GPIO Pin 8
FLASH_RST_N_LS
J3.73
J13.19
SPI0 FS0
SPI_0_FS0_LS
J3.77
J13.20
GPIO Pin 9
FLASH_TRIGGER_LS
J3.71
J13.21
SPI0 FS1
SPI_0_FS12_LS
J3.79
J13.22
Not mapped
AVS_M_DATA_1_LS
J3.66
J13.23
SPI0 FS2
SPI_0_FS2_LS
J3.53
J13.24
Not mapped
AVS_M_CLK_B1_LS
J3.62
J13.25
SPI0 CLK
SPI_0_CLK_LS
J3.59
J13.26
Not mapped
AVS_M_CLK_A1_LS
J3.52
J13.27
SPI0 MOSI
SPI_0_MOSI_LS
J3.57
J13.28
UART0 RXD
UART_0_RXD_LS
J3.51
J13.29
SPI0 MISO
SPI_0_MISO_LS
J3.49
J13.30
UART0 RTS
UART_0_RTS_LS
J3.55
J13.31
I2C1 SDA
I2C_1_SDA_LS
J3.45
J13.32
UART0 CTS
UART_0_CTS_LS
J3.47
J13.33
I2C1 SCL
I2C_1_SCL_LS
J3.43
J13.34
GPIO Pin 10
ISH_UART_0_TXD1_LS
J3.15
J13.35
I2C2 SDA
I2C_2_SDA_LS
J3.26
J13.36
GPIO Pin 11
ISH_UART_0_RXD_LS
J3.13
J13.37
I2C2 SCL
I2C_2_SCL_LS
J3.28
J13.38
GPIO Pin 12
ISH_UART_0_RTS1_LS
J3.11
J13.39
Not mapped
PMIC_SLPCLK_1_LS
J3.7
J13.40
GPIO Pin 13
ISH_UART_0_CTS_LS
J3.9
 
 

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804