• 07/14/2017
  • Public Content
Contents

Power On Timing Sequence (cold boot)

 
This power good signal transitions HIGH after the VDD1 and VDD3 supplies are within specification.  Expansion board and mezzanine board designs must ensure that circuitry does not interfere with the state of the compute module boot strap pins.  See
Boot Strap Signal Isolation
for an example isolation circuit.
All rails are off within 2 milliseconds of a power off event.
Power up order of rails +VDD1 and +VDD3 is not guaranteed, but does not adversely affect operability.
 

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804