• 07/14/2017
  • Public Content
Contents

Control Signal Termination and Conditioning

Additional buffering is needed for the PMIC_RESET_N_LS signal because the typical level translation does not use a strong enough pullup to 3.3 volts. The nFET transistor pairs have low Vts (part number DMN2400) operating at 1.5 V or 1.8 V levels, and offer the high-impedance level shifting requirement for this signal.
Signal Name
Pullup Voltage
R
min
(Ω)
CLOAD (pF)
T
rise
(ns)
T
fall
(ns)
PMIC_PWRGOOD_LS
3.3
2200
47
36800
19
PMIC_RESET_N_LS
Add a non-inverting buffer to the PMIC_RESET_LS signal
 
 
Refer to
Termination and Conditioning for a discussion of signal termination, how the values in the table were measured, and definitions of the values in the table. Refer to
for an example pullup resistor for 3.3 V pullup voltage.

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804