• 07/14/2017
  • Public Content
Contents

Multiple PCI-Express Endpoints

When the option to use multiple PCIe* endpoints is needed, asynchronous vs synchronous communication must be determined.
 
In the cases where synchronous communication is required, a packet switch may be the ideal solution
.
 
While more expensive than the previous solutions, packet switches have the built-in logic to control multiple PCIe lanes for simultaneous communication.
 
Packet switching splits the PCI-Express datapath at the network level in the OSI model, offering greater flexibility to communicate to PCI-Express endpoints synchronously.
If asynchronous communication is desired between multiple PCI-Express endpoints, a PCI-Express MUX provides the necessary connectivity.
 
 A fanout buffer is required for output control of asynchronous endpoint devices.
Multiple Asynchronous PCI-Express Endpoints
The diagram below shows how to connect multiple PCI-Express devices communicating asynchronously via PCI-Express MUX.
 
Notes:
  1. Hardware based solution that supports 1 USB3 or multiple asynchronous PCI-Express based endpoints.
     
    The PCI-Express interface is designed for multiple asynchronous Mini-PCI-EXPRESS based connectors.
     
    A resistor stuffing selects which interface is used (USB3 or PCI-Express).
  2. Block diagram shows use of PCI-Express Port 1; usage of Port 0 is not supported.
  3. The PCI-Express sideband signals (CKLREQ, WAKE, PERST) are omitted in the example for clarity.
Multiple Synchronous PCI-Express Endpoints
The following diagram shows how to connect multiple PCI-Express devices communicating synchronously.
 
Notes:
  1. Hardware based solution that supports 1 USB3 or multiple synchronous PCI-Express based endpoints. The PCI-Express interface is designed for multiple synchronous Mini PCI-Express based connectors. A resistor stuffing selects which interface is used (USB3 or PCI-Express).
  2. Block diagram shows use of PCI-Express Port 1; usage of Port 0 is not supported.
  3. The PCI-Express sideband signals (CKLREQ, WAKE, PERST) are omitted in the example for clarity.
 

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804