• 07/14/2017
  • Public Content
Contents

Firmware Update on Reset

The platform can be configured to enter a BIOS update (download and execute mode) when UART2_TXD (pin 78 on connector J6) is pulled low—and held low until the de-assertion of PMIC_RESET_N.
Additional requirements for the DnX sequence to function:
  • A USB device female port, for example a micro receptacle on USB2 port 0 or the Type-C port
  • Route +VBUS from the USB connector to the module +VBUS signal (connector J6 pin 99), this allows the module to detect a host connection and mount the media.
  • A properly formatted source media with a valid BIOS image in the default partition.

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804