• 07/14/2017
  • Public Content

USB2 Device Connectivity

The USB2 port 0 is used as the default port to present the module as a USB device to host systems. This mode is also used for updating the module firmware by reading the code from a connected storage device.
The signals for the USB2 port 0 are on connector J6 (pins 6 and 8 for USB2_0_DP and USB2_0_DN). The USB device connector is a micro connector. USB2 requires a common mode choke with ESD protection on the USB2_0_DP and USB2_0_DN signals. Add ESD protection diodes, and EMI dampening ferrite or a specially designed EMI filter capacitor to USB +VBUS. It is also good design practice to put a PTC fuse in series with +VBUS.
Attach the connector +VBUS pin to the +VBUS signal on the module to wake the module when the USB is inserted. The +VBUS also needs to be connected for the DnX protocol to work. The USB2_ID_PMIC pin can be left unconnected if the USB2 port 0 is not going to be used in host mode.
USB2 port 0 Signals
Module Connector.Pin
Pin Direction
USB 2.0 port 0 data positive
USB 2.0 port 0 data negative
Low resistance indicates a USB OTG connection.
USB +VBUS power, also wake source for the module
Note: For +VBUS, less than 1 kΩ measured by the module indicates a USB OTG connection. Do not add pull-ups. Leave floating if not connected.

Product and Performance Information


Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804