Developer Reference

Contents

TDESEncryptOFB

Encrypts a variable length data stream according to the TDES algorithm in the OFB mode (deprecated).

Syntax

IppStatus ippsTDESEncryptOFB (const Ipp8u*
pSrc
, Ipp8u*
pDst
, int
len
, int
ofbBlkSize
, const IppsDESSpec *
pCtx1
, const IppsDESSpec *
pCtx2,
const IppsDESSpec *
pCtx3,
Ipp8u*
pIV
);
Include Files
ippcp.h
Parameters
pSrc
Pointer to the input plaintext data stream of variable length.
pDst
Pointer to the resulting ciphertext data stream.
len
Length of the plaintext data stream in bytes.
ofbBlkSize
Size of the OFB block in bytes.
pCtx1
First set of round keys scheduled for TDES internal operations.
pCtx2
Second set of round keys scheduled for TDES internal operations.
pCtx3
Third set of round keys scheduled for TDES internal operations.
pIV
Pointer to the initialization vector for the OFB mode operation.
Description
This algorithm is considered weak due to known attacks on it. The functionality remains in the library, but the implementation will no longer be optimized and no security patches will be applied. A more secure alternative is available: AES.
This function encrypts the input data stream of a variable length in the OFB mode as specified in [NIST SP 800-38A].
Return Values
ippStsNoErr
Indicates no error. Any other value indicates an error or warning.
ippStsNullPtrErr
Indicates an error condition if any of the specified pointers is
NULL
.
ippStsLengthErr
Indicates an error condition if the input data stream length is less than or equal to zero.
ippStsUnderRunErr
Indicates an error condition if
len
i
s not divisible by the
ofbBlkSize
parameter value.
ippStsOFBSizeErr
Indicates an error condition if the value of
ofbBlkSize
is illegal.
ippStsContextMatchErr
Indicates an error condition if the context parameter does not match the operation.

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804