Developer Reference

  • 2020
  • 07/15/2020
  • Public Content
Contents

FIRSparseGetStateSize

Computes the size of the external buffer for the sparse FIR filter structure.

Syntax

IppStatus ippsFIRSparseGetStateSize_32f(int
nzTapsLen
, int
order
, int*
pStateSize
);
IppStatus ippsFIRSparseGetStateSize_32fc(int
nzTapsLen
, int
order
, int*
pStateSize
);
Include Files
ipps.h
Domain Dependencies
Headers:
ippcore.h
,
ippvm.h
Libraries:
ippcore.lib
,
ippvm.lib
Parameters
nzTapsLen
Number of elements in the array containing the non-zero tap values.
order
Order of the sparse FIR filter.
pStateSize
Pointer to the computed value of the external buffer.
Description
This function computes the size of the external buffer for a sparse FIR filter structure that is required for the function ippsFIRSparseInit . Computation is based on the specified number of non-zero filter coefficients
nzTapsLen
and filter order
order
that is equal to the number of elements in the delay line
pNZTapPos
[
nzTapsLen
-1]
(see description of the function
ippsFIRSparseInit
). The result value is stored in the
pStateSize
.
Return Values
ippStsNoErr
Indicates no error.
ippStsNullPtrErr
Indicates an error if
pStateSize
pointer is
NULL
.
ippStsFIRLenErr
Indicates an error if
nzTapsLen
or
order
is less than or equal to 0; or
nzTapsLen
is more than
order
.

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804