Developer Reference

  • 2020
  • 07/15/2020
  • Public Content
Contents

IIRIIRSetDlyLine

Sets the delay line contents in the IIRIIR filter state structure.

Syntax

IppStatus ippsIIRIIRSetDlyLine_32f(IppsIIRState_32f*
pState
, const Ipp32f*
pDlyLine
);
IppStatus ippsIIRIIRSetDlyLine64f_32f(IppsIIRState64f_32f*
pState
, const Ipp64f*
pDlyLine
);
IppStatus ippsIIRIIRSetDlyLine_64f(IppsIIRState_64f*
pState
, const Ipp64f*
pDlyLine
);
Include Files
ipps.h
Domain Dependencies
Headers:
ippcore.h
,
ippvm.h
Libraries:
ippcore.lib
,
ippvm.lib
Parameters
pState
Pointer to the IIRIIR filter state structure.
pDlyLine
Pointer to the array holding the delay line values. The number of elements in the array is
order
. If the pointer is
NULL
, then the delay line values in the state structure are formed internally to minimize the start-up and ending transients. These values are obtained by matching the initial conditions to remove the DC offset at the beginning and the end of the input vector.
Description
This function copies the delay line values from
pDlyLine
and stores them into the
pState
structure . If the pointer is
NULL
, then the delay line values in the state structure are initialized to values that minimize the start-up and ending transients. These values are obtained by matching the initial conditions to remove the DC offset at the beginning and the end of the input vector.
The filter state must be initialized beforehand by the initialization function.
Return Values
ippStsNoErr
Indicates no error.
ippStsNullPtrErr
Indicates an error when the
pState
pointer is
NULL
.
ippStsContextMatchErr
Indicates an error when the state identifier is incorrect.

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804