Developer Reference

  • 2020
  • 07/15/2020
  • Public Content
Contents

Pixel and Planar Image Formats

Data storage for an image can be pixel-oriented or planar-oriented (planar). For images in pixel order, all channel values for each pixel are clustered and stored consecutively. Their layout depends on the color model and downsampling scheme.
Table
“Pixel-Order Image Formats”
lists all pixel-order image formats that are supported by the Intel IPP color conversion functions and shows the corresponding channel values order (here, group of underlined symbols represents one pixel and symbol
A
denotes alpha-channel value). The last column of this table gives an example of an Intel IPP color conversion function that uses the respective image format.
Pixel-Order Image Formats
Image Format
Number of Channels
Channel Values Order
Example
RGB
RGB444
RGB555
RGB565
3
R0 G0 B0
 
R1 G1 B1
 
R2 G2 B2
ippi
RGBT
ToYUV_8u_
C3
R
ippiYCbCrTo
RGB444
_8u16u_
C3
R
ippiYCbCrTo
RGB555
_8u16u_
C3
R
ippiYCbCrTo
RGB565
_8u16u_
C3
R
RGB
4
R0 G0 B0 A0
 
R1 G1 B1 A1
ippi
RGB
ToYUV_8u_A
C4
R
BGR
BGR444
BGR555
BGR565
3
B0 G0 R0
 
B1 G1 R1
 
B2 G2 R2
ippiYCbCrTo
BGR
_8u_P3
C3
R
ippiYCbCrTo
BGR444
_8u16u_
C3
R
ippiYCbCrTo
BGR555
_8u16u_
C3
R
ippiYCbCrTo
BGR565
_8u16u_
C3
R
BGR
4
B0 G0 R0 A0
 
B1 G1 R1 A1
ippi
BGR
ToHLS_8u_A
C4
R
YUV
3
Y0 U0 V0
 
Y1 U1 V1
 
Y2 U2 V2
ippi
YUV
ToRGB_8u_
C3
R
YUV
4
Y0 U0 V0 A0
 
Y1 U1 V1 A1
ippi
YUV
ToRGB_8u_A
C4
R
4:2:2 YUV
2
Y0 U0
 
Y1 V0
 
Y2 U1
 
Y3 V1
ippi
YUV422
T0RGB_8u_
C2
C3R
YCbCr
3
Y0 Cb0 Cr0
 
Y1 Cb1 Cr1
ippi
YCbCr
ToRGB_8u_
C3
R
YCbCr
4
Y0 Cb0 Cr0 A0
 
Y1 Cb1 Cr1 A1
ippi
YCbCr
ToRGB_8u_A
C4
R
4:2:2 YCbCr
2
Y0 Cb0
 
Y1 Cr0
 
Y2 Cb1
 
Y3 Cr1
ippi
YCbCr422
ToRGB_8u_
C2
C3R
4:2:2 YCrCb
2
Y0 Cr0
 
Y1 Cb0
 
Y2 Cr1
 
Y3 Cb1
ippi
YCrCb422
ToYCbCr422_8u_
C2
P3R
4:2:2 CbYCr
2
Cb0 Y0
 
Cr0 Y1
 
Cb1 Y2
 
Cr1 Y3
ippi
CbYCr422
ToRGB_8u_
C2
C3R
XYZ
3
X0 Y0 Z0
 
X1 Y1 Z1
 
X2 Y2 Z2
ippi
XYZ
ToRGB_8u_
C3
R
XYZ
4
X0 Y0 Z0
 
X1 Y1 Z1
 
X2 Y2 Z2
ippi
XYZ
ToRGB_16u_A
C4
R
LUV
3
L0 U0 V0
 
L1 U1 V1
 
L2 U2 V2
ippi
LUV
ToRGB_16s_
C3
R
LUV
4
L0 U0 V0 A0
 
L1 U1 V1 A1
ippi
LUV
ToRGB_32f_A
C4
R
YCC
3
Y0 C0 C0
 
Y1 C1 C1
 
Y2 C2 C2
ippi
YCC
ToRGB_8u_
C3
R
YCC
4
Y0 C0 C0 A0
 
Y1 C1 C1 A1
ippi
YCC
ToRGB_8u_A
C4
R
HLS
3
H0 L0 S0
 
H1 L1 S1
 
H2 L2 S2
ippi
HLS
ToRGB_16u_
C3
R
HLS
4
H0 L0 S0 A0
 
H1 L1 S1 A0
ippi
HLS
ToRGB_16u_A
C4
R
HSV
3
H0 S0 V0
 
H1 S1 V1
 
H2 S2 V2
ippi
HSV
ToRGB_16s_
C3
R
HSV
4
H0 S0 V0 A0
 
H1 S1 C1 A1
ippi
HSV
ToRGB_16s_A
C4
R
Planar image formats supported by the Intel IPP color conversion functions are listed in Table
“Planar Image Formats”
along with examples of the Intel IPP functions using that format. Planes layout and their relative sizes are shown in Figure
Plane Size and Layout: 3-planes Images
and Figure
Plane Size and Layout: 2-planes Images
.
Planar Image Formats
Image Format
Number of Planes
Planes Layout
Example
 
pl.1
pl.2
pl.3
 
RGB
3
R
G
B
ippi
RGB
ToYUV_8u_
P3
R
YUV
3
Y
U
V
ippi
YUV
ToRGB_8u_
P3
R
4:2:2 YUV
3
Y
U
V
ippi
YUV422
ToRGB_8u_P3
4:2:0 YUV
3
Y
U
V
ippi
YUV420
ToRGB_8u
P3
C3R
YCbCr
3
Y
Cb
Cr
ippi
YCbCr
ToRGB_8u_
P3
R
4:2:2 YCbCr
3
Y
Cb
Cr
ippi
YCbCr422
_8u_
P3
C2R
4:1:1 YCbCr
3
Y
Cb
Cr
ippi
YCbCr411
_8u_
P3
P2R
4:1:1 YCbCr
2
Y
CbCr
-
ippi
YCbCr411
_8u_
P2
P3R
4:2:0 YCbCr
3
Y
Cb
Cr
ippiRGBTo
YCbCr420
_8u_C3
P3
R
4:2:0 YCbCr
2
Y
CbCr
-
ippi
YCbCr420
_8u_
P2
P3R
4:2:0 YCrCb
3
Y
Cr
Cb
ippi
YCrCb420
ToYCbCr422_8u_
P3
R
Plane Size and Layout - 3-planes Images
Plane Size and Layout - 2-planes Images

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804