• 2018 Update 1
  • 11/10/2017
  • Public Content
  • Download as PDF
Contents

The Qualitative Timeline shows event attributes, such as the data volume of messages, as they occur over time. To open the Qualitative Timeline, select
Charts > Qualitative Timeline
.
The value of the event attribute is plotted along the vertical (y) axis and time is plotted along the horizontal (x) axis. Select the required event type and attributes from the context menu. Use the Qualitative Timeline to detect patterns and irregular behavior such as extreme deviations or long-term changes in attribute values.
A vertical line in the Qualitative Timeline can represent:
  • a single event (denoted as
    Single
    in the legend)
  • several events grouped together (denoted as
    Multiple
    in the legend)
For the Poisson example, Qualitative Timeline exposes the pattern of function events. To see it, do the following:
  1. Open the Qualitative Timeline using
    Charts > Qualitative Timeline
    .
  2. Right-click on the Qualitative Timeline to display its Context Menu. Select
    Events to show
    and then select
    Function Events
    .
  3. Zoom into a bunch of iterations.
As a result, you see the staircase pattern that is indicative of your application being serialized:
Intel® Trace Analyzer
For more information on detecting and removing serialization in your application, refer to the
Tutorial: Detecting and Removing Unnecessary Serialization
.
See Also

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804