Developer Reference

  • 2020.2
  • 07/15/2020
  • Public Content

Running MPI FFTW2 Wrapper Examples

There are some examples that demonstrate how to use the MPI FFTW wrapper library for FFTW2. The source C code for the examples, makefiles used to run them, and files with lists of examples are located in the
subdirectory in the
Intel® MKL
directory. To build examples, one additional file
is needed. This file is distributed with permission from FFTW and is available in
. The original file can also be found in FFTW 2.1.5 at
Parameters for the example makefiles are described in the makefile comment headings and are similar to the parameters of the wrapper library makefiles (see Creating MPI FFTW Wrapper Library).
The table below lists examples available in the
Examples of MPI FFTW Wrappers
Source file for the example
One-dimensional Complex MPI FFTW transform, using
plan = fftw_mpi_create_plan(...)
Two-dimensional Complex MPI FFTW transform, using
plan = fftw2d_mpi_create_plan(...)
Three-dimensional Complex MPI FFTW transform, using
plan = fftw3d_mpi_create_plan(...)
Four-dimensional Complex MPI FFTW transform, using
plan = fftwnd_mpi_create_plan(...)
One-dimensional Real MPI FFTW transform, using
plan = rfftw_mpi_create_plan(...)
Two-dimensional Real MPI FFTW transform, using
plan = rfftw2d_mpi_create_plan(...)
Three-dimensional Real MPI FFTW transform, using
plan = rfftw3d_mpi_create_plan(...)
Four-dimensional Real MPI FFTW transform, using
plan = rfftwnd_mpi_create_plan(...)

Product and Performance Information


Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804