Developer Guide

Contents

Introduction To FPGA Design Concepts

The Intel® oneAPI FPGA Optimization Guide provides guidance on leveraging the functionalities of Data Parallel C++ (DPC++) to optimize your design.
This document assumes that you are familiar with SYCL* concepts and application programming interfaces (APIs), as described in the SYCL* Specification version 1.2.1 by the Khronos* Group. It also assumes that you have experience in creating SYCL* applications.
To achieve the highest performance of your DPC++ application for FPGAs, familiarize yourself with details of the underlying hardware. In addition, understand the compiler optimizations that convert and map your DPC++ application to FPGAs.
For more information, refer to the Intel® oneAPI Programming Guide and SYCL* Specification version 1.2.1 (https://www.khronos.org/registry/SYCL/specs/sycl-1.2.1.pdf).

Product and Performance Information

1

Performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex.