Developer Reference

  • 0.10
  • 10/21/2020
  • Public Content
Contents

Inspector-Executor Sparse BLAS Execution Routines

Execution Routines and Their Data Types
Routine or Function Group
Data Types
Description
s, d, c, z
Computes an action of a preconditioner which corresponds to the approximate matrix decomposition A ≈ (L+D)*E*(U+D) for the system Ax = b
s, d, c, z
Computes a sparse matrix-vector product.
s, d, c, z
Solves a system of linear equations for a square sparse matrix.
s, d, c, z
Computes the product of a sparse matrix and a dense matrix and stores the result as a dense matrix.
s, d, c, z
Solves a system of linear equations with multiple right-hand sides for a square sparse matrix.
s, d, c, z
Computes the sum of two sparse matrices. The result is stored in a newly allocated sparse matrix.
s, d, c, z
Computes the product of two sparse matrices and stores the result in a newly allocated sparse matrix.
s, d, c, z
Computes the product of two sparse matrices and stores the result as a dense matrix.
s, d, c, z
Computes the product of two sparse matrices (support operations on both matrices) and stores the result in a newly allocated sparse matrix.
s, d, c, z
Computes the symmetric product of three sparse matrices and stores the result in a newly allocated sparse matrix.
s, d, c, z
Computes the symmetric triple product of a sparse matrix and a dense matrix and stores the result as a dense matrix.
s, d, c, z
Computes an action of a symmetric Gauss-Seidel preconditioner.
s, d, c, z
Computes an action of a symmetric Gauss-Seidel preconditioner followed by a matrix-vector multiplication at the end.
s, d, c, z
Computes the product of sparse matrix with its transpose (or conjugate transpose) and stores the result as a dense matrix.
s, d, c, z
Computes the product of a sparse matrix with its transpose (or conjugate transpose) and stores the result in a newly allocated sparse matrix.
s, d, c, z
Computes a sparse matrix-vector product followed by a dot product.

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserverd for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804