Developer Reference

  • 0.10
  • 10/21/2020
  • Public Content
Contents

PBLAS Level 2 Routines

This section describes PBLAS Level 2 routines, which perform distributed matrix-vector operations. Table
"PBLAS Level 2 Routine Groups and Their Data Types"
lists the PBLAS Level 2 routine groups and the data types associated with them.
PBLAS Level 2 Routine Groups and Their Data Types
Routine Groups
Data Types
Description
s, d, c, z
Matrix-vector product using a distributed general matrix
s, d, c, z
Matrix-vector product using absolute values for a distributed general matrix
s, d
Rank-1 update of a distributed general matrix
c, z
Rank-1 update (conjugated) of a distributed general matrix
c, z
Rank-1 update (unconjugated) of a distributed general matrix
c, z
Matrix-vector product using a distributed Hermitian matrix
c, z
Matrix-vector product using absolute values for a distributed Hermitian matrix
c, z
Rank-1 update of a distributed Hermitian matrix
c, z
Rank-2 update of a distributed Hermitian matrix
s, d
Matrix-vector product using a distributed symmetric matrix
s, d
Matrix-vector product using absolute values for a distributed symmetric matrix
s, d
Rank-1 update of a distributed symmetric matrix
s, d
Rank-2 update of a distributed symmetric matrix
s, d, c, z
Distributed matrix-vector product using a triangular matrix
s, d, c, z
Distributed matrix-vector product using absolute values for a triangular matrix
s, d, c, z
Solves a system of linear equations whose coefficients are in a distributed triangular matrix

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804