Intel® Carry-Less Multiplication Instruction and its Usage for Computing the GCM Mode

Submitted: May 01, 2010 Last updated: May 01, 2010
  • File:
    carry-less-multiplication-instruction.pdf
  • Size:
    0.33 MB
Download

Detailed Description

This paper provides information on the instruction, and its usage for computing the Galois Hash. It also provides code examples for the usage of PCLMULQDQ, together with the Intel® AES New Instructions (Intel® AES-NI) for efficient implementation of AES in Galois Counter Mode (AES-GCM).

For all Intel® 64 and IA-32 Architectures Software Developer Manuals, see: https://software.intel.com/en-us/articles/intel-sdm

Product and Performance Information

1

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804