Intel® Integrated Performance Primitives

Production-ready building blocks for cross-platform performance. Develop high-performance vision, signal, security, and storage applications with this multithreaded software library.


This function is packaged separately in order to comply with United States export regulations.

Download Instructions

Open Source Code

What's New

Signal Processing
  • Top K and pattern-matching algorithms optimized for Intel AVX-512
  • New algorithms—ippsMaxAbsIndx and ippsMinAbsIndx—support 32f and 64f extensions
Cryptography Algorithms
New RSA multibuffer API batch for encryption and decryption 
Data Compression
Improved compression performance for ZFP 0.5.4 and ZFP 0.5.4

For complete information, see the release notes.

Specifications at a Glance

Name Description
Validated for use with multiple generations of Intel® and compatible processors that include Intel Atom®, Intel® Core™, and Intel® Xeon® processors
Operating Systems
Same API for application development on multiple operating systems: Windows*, Linux*, Android*, and macOS*
Development Tools and Environments
  • Compatible with compilers from vendors that follow platform standards, such as Microsoft*, GNU Compiler Collection (GCC)*, and Intel
  • Can be integrated with Microsoft Visual Studio*
Natively supports C and C++

End User License Agreement (EULA)


Note Your installed software development products may use a prior version of the EULA.

Note For complete information, see the Complete System Requirements.

Product and Performance Information


Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804